aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2019-05-24target/riscv: Allow setting mstatus virtulisation bitsAlistair Francis
2019-05-24target/riscv: Add the MPV and MTL mstatus bitsAlistair Francis
2019-05-24target/riscv: Improve the scause logicAlistair Francis
2019-05-24target/riscv: Trigger interrupt on MIP update asynchronouslyAlistair Francis
2019-05-24target/riscv: Mark privilege level 2 as reservedAlistair Francis
2019-05-24target/riscv: Add a base 32 and 64 bit CPUAlistair Francis
2019-05-24target/riscv: Create settable CPU propertiesAlistair Francis
2019-05-24target/riscv: Remove spaces from register namesRichard Henderson
2019-05-24target/riscv: Split gen_arith_imm into functional and tempRichard Henderson
2019-05-24target/riscv: Split RVC32 and RVC64 insns into separate filesRichard Henderson
2019-05-24target/riscv: Use pattern groups in insn16.decodeRichard Henderson
2019-05-24target/riscv: Merge argument decode for RVC shiftiRichard Henderson
2019-05-24target/riscv: Merge argument sets for insn32 and insn16Richard Henderson
2019-05-24target/riscv: Use --static-decode for decodetreeRichard Henderson
2019-05-24target/riscv: Name the argument sets for all of insn32 formatsRichard Henderson
2019-05-24RISC-V: fix single stepping over ret and other branching instructionsFabien Chouteau
2019-05-24target/riscv: Do not allow sfence.vma from user modeJonathan Behrens
2019-05-23arm: Remove unnecessary includes of hw/arm/arm.hPeter Maydell
2019-05-23target/arm: Fix vector operation segfaultAlistair Francis
2019-05-23target/arm: Simplify BFXIL expansionRichard Henderson
2019-05-23target/arm: Use extract2 for EXTRRichard Henderson
2019-05-23Merge remote-tracking branch 'remotes/rth/tags/pull-rng-20190522' into stagingPeter Maydell
2019-05-22target/i386: Implement CPUID_EXT_RDRANDRichard Henderson
2019-05-22target/ppc: Use qemu_guest_getrandom for DARNRichard Henderson
2019-05-22target/ppc: Use gen_io_start/end around DARNRichard Henderson
2019-05-22target/arm: Implement ARMv8.5-RNGRichard Henderson
2019-05-22target/arm: Put all PAC keys into a structureRichard Henderson
2019-05-21target/i386: add MDS-NO featurePaolo Bonzini
2019-05-21target/i386: define md-clear bitPaolo Bonzini
2019-05-21Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20190521-3' into stagingPeter Maydell
2019-05-21s390x/cpumodel: wire up 8561 and 8562 as gen15 machinesChristian Borntraeger
2019-05-21s390x/cpumodel: add gen15 defintionsChristian Borntraeger
2019-05-21s390x/cpumodel: add Deflate-conversion facilityChristian Borntraeger
2019-05-21s390x/cpumodel: enhanced sort facilityChristian Borntraeger
2019-05-21s390x/cpumodel: vector enhancementsChristian Borntraeger
2019-05-21s390x/cpumodel: msa9 facilityChristian Borntraeger
2019-05-21s390x/cpumodel: Miscellaneous-Instruction-Extensions Facility 3Christian Borntraeger
2019-05-21s390x/cpumodel: ignore csske for expansionChristian Borntraeger
2019-05-21Merge remote-tracking branch 'remotes/xtensa/tags/20190520-xtensa' into stagingPeter Maydell
2019-05-19target/alpha: Fix user-only floating-point exceptionsRichard Henderson
2019-05-19target/alpha: Clean up alpha_cpu_dump_stateRichard Henderson
2019-05-17Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell
2019-05-17build: replace GENERATED_FILES by generated-files-yLaurent Vivier
2019-05-17Merge remote-tracking branch 'remotes/vivier/tags/m68k-staging-pull-request' ...Peter Maydell
2019-05-17s390x/tcg: Implement VECTOR TEST UNDER MASKDavid Hildenbrand
2019-05-17s390x/tcg: Implement VECTOR SUM ACROSS WORDDavid Hildenbrand
2019-05-17s390x/tcg: Implement VECTOR SUM ACROSS QUADWORDDavid Hildenbrand
2019-05-17s390x/tcg: Implement VECTOR SUM ACROSS DOUBLEWORDDavid Hildenbrand
2019-05-17s390x/tcg: Implement VECTOR SUBTRACT WITH BORROW COMPUTE BORROW INDICATIONDavid Hildenbrand
2019-05-17s390x/tcg: Implement VECTOR SUBTRACT WITH BORROW INDICATIONDavid Hildenbrand