aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2021-04-06Revert "target/arm: Make number of counters in PMCR follow the CPU"Peter Maydell
2021-04-05target/alpha: fix icount handling for timer instructionsPavel Dovgalyuk
2021-04-04Merge remote-tracking branch 'remotes/xtensa/tags/20210403-xtensa' into stagingPeter Maydell
2021-04-03target/xtensa: make xtensa_modules static on importMax Filippov
2021-04-03target/xtensa: fix meson.build rule for xtensa coresMax Filippov
2021-04-01hexagon: do not specify Python scripts as inputsPaolo Bonzini
2021-04-01hexagon: do not specify executables as inputsPaolo Bonzini
2021-04-01target/openrisc: fix icount handling for timer instructionsPavel Dovgalyuk
2021-04-01target/i386: Verify memory operand for lcall and ljmpRichard Henderson
2021-03-31target/ppc/kvm: Cache timebase frequencyGreg Kurz
2021-03-30target/arm: Make number of counters in PMCR follow the CPUPeter Maydell
2021-03-26s390x: move S390_ADAPTER_SUPPRESSIBLEGerd Hoffmann
2021-03-23Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210323'...Peter Maydell
2021-03-23target/arm: Set ARMMMUFaultInfo.level in user-only arm_cpu_tlb_fillRichard Henderson
2021-03-23target/arm: Make M-profile VTOR loads on reset handle memory aliasingPeter Maydell
2021-03-22target/riscv: Prevent lost illegal instruction exceptionsGeorg Kotheimer
2021-03-22target/riscv: Add proper two-stage lookup exception detectionGeorg Kotheimer
2021-03-22target/riscv: Fix read and write accesses to vsip and vsieGeorg Kotheimer
2021-03-22target/riscv: Use background registers also for MSTATUS_MPVGeorg Kotheimer
2021-03-22target/riscv: Make VSTIP and VSEIP read-only in hipGeorg Kotheimer
2021-03-22target/riscv: Adjust privilege level for HLV(X)/HSV instructionsGeorg Kotheimer
2021-03-22target/riscv: flush TLB pages if PMP permission has been changedJim Shu
2021-03-22target/riscv: add log of PMP permission checkingJim Shu
2021-03-22target/riscv: propagate PMP permission to TLB pageJim Shu
2021-03-22target/riscv: fix vs() to return proper error codeFrank Chang
2021-03-22target/mips/mxu_translate.c: Fix array overrun for D16MIN/D16MAXPeter Maydell
2021-03-19i386: Make migration fail when Hyper-V reenlightenment was enabled but 'user_...Vitaly Kuznetsov
2021-03-19i386: Fix 'hypercall_hypercall' typoVitaly Kuznetsov
2021-03-19target/i386: svm: do not discard high 32 bits of EXITINFO1Paolo Bonzini
2021-03-19target/i386: fail if toggling LA57 in 64-bit modePaolo Bonzini
2021-03-19target/i386: allow modifying TCG phys-addr-bitsPaolo Bonzini
2021-03-17Merge remote-tracking branch 'remotes/cohuck-gitlab/tags/s390x-20210316' into...Peter Maydell
2021-03-15Merge remote-tracking branch 'remotes/philmd/tags/avr-20210315' into stagingPeter Maydell
2021-03-15Merge remote-tracking branch 'remotes/bkoppelmann2/tags/pull-tricore-20210314...Peter Maydell
2021-03-15target/s390x: Store r1/r2 for page-translation exceptions during MVPGDavid Hildenbrand
2021-03-15target/s390x: Implement the MVPG condition-code-option bitRichard Henderson
2021-03-15s390x/cpu_model: use official name for 8562Cornelia Huck
2021-03-15s390x/kvm: Get rid of legacy_s390_alloc()David Hildenbrand
2021-03-15target/avr: Fix interrupt executionIvanov Arkasha
2021-03-15target/avr: Fix some comment spelling errorsLichang Zhao
2021-03-14Merge remote-tracking branch 'remotes/philmd/tags/mips-20210313' into stagingPeter Maydell
2021-03-14target/tricore: Fix OPC2_32_RRPW_EXTR for width=0Bastian Koppelmann
2021-03-14target/tricore: Fix imask OPC2_32_RRPW_IMASK for r3+1 == r2Bastian Koppelmann
2021-03-14tricore: fixed faulty conditions for extr and imaskAndreas Konopik
2021-03-14target/tricore: Remove unused definitionsPhilippe Mathieu-Daudé
2021-03-14target/tricore: Pass MMUAccessType to get_physical_address()Philippe Mathieu-Daudé
2021-03-14target/tricore: Replace magic value by MMU_DATA_LOAD definitionPhilippe Mathieu-Daudé
2021-03-14Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210314'...Peter Maydell
2021-03-13target/mips/tx79: Salvage instructions description commentPhilippe Mathieu-Daudé
2021-03-13target/mips: Remove 'C790 Multimedia Instructions' dead codePhilippe Mathieu-Daudé