aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2021-05-02target/mips: Declare mips_env_set_pc() inlined in "internal.h"Philippe Mathieu-Daudé
2021-05-02target/mips: Turn printfpr() macro into a proper functionPhilippe Mathieu-Daudé
2021-05-02target/mips: Restrict mips_cpu_dump_state() to cpu.cPhilippe Mathieu-Daudé
2021-05-02target/mips: Optimize CPU/FPU regnames[] arraysPhilippe Mathieu-Daudé
2021-05-02target/mips: Make CPU/FPU regnames[] arrays globalPhilippe Mathieu-Daudé
2021-05-02target/mips: Move msa_reset() to new source filePhilippe Mathieu-Daudé
2021-05-02target/mips: Move IEEE rounding mode array to new source filePhilippe Mathieu-Daudé
2021-05-02target/mips: Simplify meson TCG rulesPhilippe Mathieu-Daudé
2021-05-02target/mips: Make check_cp0_enabled() return a booleanPhilippe Mathieu-Daudé
2021-05-02target/mips: Migrate missing CPU fieldsPhilippe Mathieu-Daudé
2021-05-02target/mips: Remove spurious LOG_UNIMP of MTHC0 opcodePhilippe Mathieu-Daudé
2021-05-02target/mips: Add missing CP0 check to nanoMIPS RDPGPR / WRPGPR opcodesPhilippe Mathieu-Daudé
2021-05-02target/mips: Fix CACHEE opcode (CACHE using EVA addressing)Philippe Mathieu-Daudé
2021-04-30target/arm: Enforce alignment for sve LD1RRichard Henderson
2021-04-30target/arm: Enforce alignment for aa64 vector LDn/STn (single)Richard Henderson
2021-04-30target/arm: Enforce alignment for aa64 vector LDn/STn (multiple)Richard Henderson
2021-04-30target/arm: Use MemOp for size + endian in aa64 vector ld/stRichard Henderson
2021-04-30target/arm: Enforce alignment for aa64 load-acq/store-relRichard Henderson
2021-04-30target/arm: Use finalize_memop for aa64 fpr load/storeRichard Henderson
2021-04-30target/arm: Use finalize_memop for aa64 gpr load/storeRichard Henderson
2021-04-30target/arm: Enforce alignment for VLDn/VSTn (single)Richard Henderson
2021-04-30target/arm: Enforce alignment for VLDn/VSTn (multiple)Richard Henderson
2021-04-30target/arm: Enforce alignment for VLDn (all lanes)Richard Henderson
2021-04-30target/arm: Enforce alignment for VLDR/VSTRRichard Henderson
2021-04-30target/arm: Enforce alignment for VLDM/VSTMRichard Henderson
2021-04-30target/arm: Enforce alignment for SRSRichard Henderson
2021-04-30target/arm: Enforce alignment for RFERichard Henderson
2021-04-30target/arm: Enforce alignment for LDM/STMRichard Henderson
2021-04-30target/arm: Enforce alignment for LDA/LDAH/STL/STLHRichard Henderson
2021-04-30target/arm: Enforce word alignment for LDRD/STRDRichard Henderson
2021-04-30target/arm: Adjust gen_aa32_{ld, st}_i64 for align+endiannessRichard Henderson
2021-04-30target/arm: Fix SCTLR_B test for TCGv_i64 load/storeRichard Henderson
2021-04-30target/arm: Merge gen_aa32_frob64 into gen_aa32_ld_i64Richard Henderson
2021-04-30target/arm: Adjust gen_aa32_{ld, st}_i32 for align+endiannessRichard Henderson
2021-04-30target/arm: Add ALIGN_MEM to TBFLAG_ANYRichard Henderson
2021-04-30target/arm: Move TBFLAG_ANY bits to the bottomRichard Henderson
2021-04-30target/arm: Move TBFLAG_AM32 bits to the topRichard Henderson
2021-04-30target/arm: Move mode specific TB flags to tb->cs_baseRichard Henderson
2021-04-30target/arm: Introduce CPUARMTBFlagsRichard Henderson
2021-04-30target/arm: Add wrapper macros for accessing tbflagsRichard Henderson
2021-04-30target/arm: Rename TBFLAG_ANY, PSTATE_SSRichard Henderson
2021-04-30target/arm: Rename TBFLAG_A32, SCTLR_BRichard Henderson
2021-04-30target/arm: Fix decode of align in VLDST_singleRichard Henderson
2021-04-30target/arm: Remove log2_esize parameter to gen_mte_checkNRichard Henderson
2021-04-30target/arm: Simplify sve mte checkingRichard Henderson
2021-04-30target/arm: Rename mte_probe1 to mte_probeRichard Henderson
2021-04-30target/arm: Merge mte_check1, mte_checkNRichard Henderson
2021-04-30target/arm: Replace MTEDESC ESIZE+TSIZE with SIZEM1Richard Henderson
2021-04-30target/arm: Fix unaligned checks for mte_check1, mte_probe1Richard Henderson
2021-04-30target/arm: Split out mte_probe_intRichard Henderson