aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2018-08-20s390x: remove 's390-squash-mcss' optionCornelia Huck
2018-08-20s390x/cpumodel: enum type S390FeatGroup now gets generatedMichael Mueller
2018-08-17Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next-pull-request' in...Peter Maydell
2018-08-16Merge remote-tracking branch 'remotes/amarkovic/tags/mips-queue-aug-2018' int...Peter Maydell
2018-08-16target/mips: Check ELPA flag only in some cases of MFHC0 and MTHC0Yongbok Kim
2018-08-16target/mips: Don't update BadVAddr register in Debug ModeYongbok Kim
2018-08-16target/mips: Implement CP0 Config1.WR bit functionalityStefan Markovic
2018-08-16target/mips: Add CP0 BadInstrX registerStefan Markovic
2018-08-16target/mips: Update some CP0 registers bit definitionsAleksandar Markovic
2018-08-16target/mips: Fix two instances of shadow variablesAleksandar Markovic
2018-08-16target/mips: Mark switch fallthroughs with interpretable commentsAleksandar Markovic
2018-08-16target/mips: Avoid case statements formulated by ranges - part 2Aleksandar Rikalo
2018-08-16target/mips: Avoid case statements formulated by ranges - part 1Aleksandar Markovic
2018-08-16i386: Disable TOPOEXT by default on "-cpu host"Eduardo Habkost
2018-08-16target-i386: adds PV_SEND_IPI CPUID feature bitWanpeng Li
2018-08-16i386: Add new CPU model Icelake-{Server,Client}Robert Hoo
2018-08-16i386: Add CPUID bit for WBNOINVDRobert Hoo
2018-08-16i386: Add CPUID bit for PCONFIGRobert Hoo
2018-08-16i386: Add CPUID bit and feature words for IA32_ARCH_CAPABILITIES MSRRobert Hoo
2018-08-16i386: Add new MSR indices for IA32_PRED_CMD and IA32_ARCH_CAPABILITIESRobert Hoo
2018-08-16target/arm: Fix aa64 FCADD and FCMLA decodeRichard Henderson
2018-08-16target/arm: Use FZ not FZ16 for SVE FCVT single-half and double-halfRichard Henderson
2018-08-16target/arm: Use fp_status_fp16 for do_fmpa_zpzzz_hRichard Henderson
2018-08-16target/arm: Ignore float_flag_input_denormal from fp_status_f16Richard Henderson
2018-08-16target/arm: Adjust FPCR_MASK for FZ16Richard Henderson
2018-08-16target/arm: add "cortex-m0" CPU modelStefan Hajnoczi
2018-08-16target/arm: Add sve-max-vq cpu property to -cpu maxRichard Henderson
2018-08-16target/arm: Dump SVE state if enabledRichard Henderson
2018-08-16target/arm: Reformat integer register dumpRichard Henderson
2018-08-16target/arm: Fix offset scaling for LD_zprr and ST_zprrRichard Henderson
2018-08-16target/arm: Fix offset for LD1R instructionsRichard Henderson
2018-08-16target/arm: Fix sign-extension in sve do_ldr/do_strRichard Henderson
2018-08-16target/arm: Fix typo in helper_sve_ld1hss_rRichard Henderson
2018-08-14target/arm: Fix typo in helper_sve_movz_dRichard Henderson
2018-08-14target/arm: Reorganize SVE WHILERichard Henderson
2018-08-14target/arm: Fix typo in do_sat_addsub_64Richard Henderson
2018-08-14target/arm: Fix sign of sve_cmpeq_ppzw/sve_cmpne_ppzwRichard Henderson
2018-08-14target/arm: Implement tailchaining for M profile coresPeter Maydell
2018-08-14target/arm: Restore M-profile CONTROL.SPSEL before any tailchainingPeter Maydell
2018-08-14target/arm: Initialize exc_secure correctly in do_v7m_exception_exit()Peter Maydell
2018-08-14target/arm: Improve exception-taken loggingPeter Maydell
2018-08-14target/arm: Treat SCTLR_EL1.M as if it were zero when HCR_EL2.TGE is setPeter Maydell
2018-08-14target/arm: Provide accessor functions for HCR_EL2.{IMO, FMO, AMO}Peter Maydell
2018-08-14target/arm: Honour HCR_EL2.TGE when raising synchronous exceptionsPeter Maydell
2018-08-14target/arm: Honour HCR_EL2.TGE and MDCR_EL2.TDE in debug register access checksPeter Maydell
2018-08-14target/arm: Mask virtual interrupts if HCR_EL2.TGE is setPeter Maydell
2018-08-14target/arm: Allow execution from small regionsPeter Maydell
2018-08-14arm: Add ARMv6-M programmer's model supportJulia Suvorova
2018-08-14target/arm: Forbid unprivileged mode for M BaselineJulia Suvorova
2018-08-06target/xtensa/cpu: Set owner of memory region in xtensa_cpu_initfnThomas Huth
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-26 06:42:16 +0000