aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2020-07-02target/riscv: vector widening floating-point fused multiply-add instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point fused multiply-add instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point multiplyLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point multiply/divide instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point add/subtract instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point add/subtract instructionsLIU Zhiwei
2020-07-02target/riscv: vector narrowing fixed-point clip instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width scaling shift instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening saturating scaled multiply-addLIU Zhiwei
2020-07-02target/riscv: vector single-width fractional multiply with rounding and satur...LIU Zhiwei
2020-07-02target/riscv: vector single-width averaging add and subtractLIU Zhiwei
2020-07-02target/riscv: vector single-width saturating add and subtractLIU Zhiwei
2020-07-02target/riscv: vector integer merge and move instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening integer multiply-add instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width integer multiply-add instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening integer multiply instructionsLIU Zhiwei
2020-07-02target/riscv: vector integer divide instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width integer multiply instructionsLIU Zhiwei
2020-07-02target/riscv: vector integer min/max instructionsLIU Zhiwei
2020-07-02target/riscv: vector integer comparison instructionsLIU Zhiwei
2020-07-02target/riscv: vector narrowing integer right shift instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width bit shift instructionsLIU Zhiwei
2020-07-02target/riscv: vector bitwise logical instructionsLIU Zhiwei
2020-07-02target/riscv: vector integer add-with-carry / subtract-with-borrow instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening integer add and subtractLIU Zhiwei
2020-07-02target/riscv: vector single-width integer add and subtractLIU Zhiwei
2020-07-02target/riscv: add vector amo operationsLIU Zhiwei
2020-07-02target/riscv: add fault-only-first unit stride loadLIU Zhiwei
2020-07-02target/riscv: add vector index load and store instructionsLIU Zhiwei
2020-07-02target/riscv: add vector stride load and store instructionsLIU Zhiwei
2020-07-02target/riscv: add an internals.h headerLIU Zhiwei
2020-07-02target/riscv: add vector configure instructionLIU Zhiwei
2020-07-02target/riscv: support vector extension csrLIU Zhiwei
2020-07-02target/riscv: implementation-defined constant parametersLIU Zhiwei
2020-07-02target/riscv: add vector extension field in CPURISCVStateLIU Zhiwei
2020-07-02target/i386: sev: Use ram_block_discard_disable()David Hildenbrand
2020-06-29target/sparc: Translate flushw opcodeGiuseppe Musacchio
2020-06-27hw/mips: Implement the kvm_type() hook in MachineClassHuacai Chen
2020-06-26Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200626'...Peter Maydell
2020-06-26Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell
2020-06-26i386: Mask SVM features if nested SVM is disabledEduardo Habkost
2020-06-26kvm: i386: allow TSC to differ by NTP correction bounds without TSC scalingMarcelo Tosatti
2020-06-26target/i386: Add notes for versioned CPU modelsTao Xu
2020-06-26target/i386: reimplement fpatan using floatx80 operationsJoseph Myers
2020-06-26target/i386: reimplement fyl2x using floatx80 operationsJoseph Myers
2020-06-26target/i386: reimplement fyl2xp1 using floatx80 operationsJoseph Myers
2020-06-26target/i386: reimplement fprem, fprem1 using floatx80 operationsJoseph Myers
2020-06-26softfloat: merge floatx80_mod and floatx80_remJoseph Myers
2020-06-26target/i386: reimplement f2xm1 using floatx80 operationsJoseph Myers
2020-06-26target/arm: Enable MTERichard Henderson