aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2020-08-21target/xtensa: implement FPU division and square rootMax Filippov
2020-08-21target/xtensa: add DFPU registers and opcodesMax Filippov
2020-08-21target/xtensa: add DFPU optionMax Filippov
2020-08-21target/xtensa: don't access BR regfile directlyMax Filippov
2020-08-21target/xtensa: move FSR/FCR register accessorsMax Filippov
2020-08-21target/xtensa: rename FPU2000 translators and helpersMax Filippov
2020-08-21target/xtensa: support copying registers up to 64 bits wideMax Filippov
2020-08-21target/xtensa: add geometry to xtensa_get_regfile_by_nameMax Filippov
2020-08-21target/xtensa: implement NMI supportMax Filippov
2020-08-21target/xtensa: make opcode properties more dynamicMax Filippov
2020-08-21target/s390x: fix meson.build issuePaolo Bonzini
2020-08-21meson: link emulators without Makefile.targetPaolo Bonzini
2020-08-21meson: targetPaolo Bonzini
2020-08-21meson: convert target/s390x/gen-features.hMarc-André Lureau
2020-08-21meson: rename .inc.h files to .h.incPaolo Bonzini
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini
2020-08-21trace: switch position of headers to what Meson requiresPaolo Bonzini
2020-08-13target/ppc: Integrate icount to purr, vtb, and tbu40Gustavo Romero
2020-08-12target/ppc: Fix SPE unavailable exception triggeringMatthieu Bucchianeri
2020-08-12target/ppc: add vmulh{su}d instructionsLijun Pan
2020-08-12target/ppc: add vmulh{su}w instructionsLijun Pan
2020-08-12target/ppc: add vmulld instructionLijun Pan
2020-08-12target/ppc: convert vmuluwm to tcg_gen_gvec_mulLijun Pan
2020-08-12target/ppc: add byte-reverse br[dwh] instructionsLijun Pan
2020-08-12target/ppc: Enable Power ISA 3.1Lijun Pan
2020-08-12target/ppc: Introduce Power ISA 3.1 flagLijun Pan
2020-08-12target/ppc: Fix TCG leak with the evmwsmiaa instructionMatthieu Bucchianeri
2020-08-05target/arm: Fix Rt/Rt2 in ESR_ELx for copro traps from AArch32 to 64Peter Maydell
2020-08-05target/riscv/vector_helper: Fix build on 32-bit big endian hostsThomas Huth
2020-08-04target/arm: Fix decode of LDRA[AB] instructionsPeter Collingbourne
2020-08-03target/arm: Avoid maybe-uninitialized warning with gcc 4.9Kaige Li
2020-08-03target/arm: Fix AddPAC error indicationRichard Henderson
2020-07-28Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200727'...Peter Maydell
2020-07-27target/arm: Improve IMPDEF algorithm for IRGRichard Henderson
2020-07-27target/arm: Always pass cacheattr in S1_ptw_translateRichard Henderson
2020-07-27Merge remote-tracking branch 'remotes/stsquad/tags/pull-fixes-for-rc2-270720-...Peter Maydell
2020-07-27target/i386: floatx80: avoid compound literals in static initializersLaszlo Ersek
2020-07-27pseries: fix kvmppc_set_fwnmi()Laurent Vivier
2020-07-26Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20200725' into stagingPeter Maydell
2020-07-24target/i386: Save cc_op before loop insnsRichard Henderson
2020-07-24target/hppa: Free some temps in do_subRichard Henderson
2020-07-24Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2020-07-24' into...Peter Maydell
2020-07-24error: Strip trailing '\n' from error string arguments (again)Markus Armbruster
2020-07-24Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next-for-5.1-pull-req...Peter Maydell
2020-07-23KVM: fix CPU reset wrt HF2_GIF_MASKVitaly Kuznetsov
2020-07-22target/riscv: Fix the range of pmpcfg of CSR funcion tableZong Li
2020-07-22target/riscv: fix vector index load/store constraintsLIU Zhiwei
2020-07-22target/riscv: Quiet Coverity complains about vamo*LIU Zhiwei
2020-07-20hw/arm/virt: Enable MTE via a machine propertyRichard Henderson
2020-07-16i386: hvf: Explicitly set CR4 guest/host maskRoman Bolshakov