aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2023-07-08target/arm: Fix SME full tile indexingRichard Henderson
2023-06-23target/tricore: Add CHECK_REG_PAIR() for insn accessing 64 bit regsBastian Koppelmann
2023-06-23target/tricore: Fix out-of-bounds index in imask instructionSiqi Chen
2023-06-22target/arm: Return correct result for LDG when ATA=0Peter Maydell
2023-06-22target/arm: Fix return value from LDSMIN/LDSMAX 8/16 bit atomicsPeter Maydell
2023-06-11target/ppc: Fix PMU hflags calculationNicholas Piggin
2023-06-11target/ppc: Fix nested-hv HEAI deliveryNicholas Piggin
2023-06-11target/ppc: Fix lqarx to set cpu_reserveNicholas Piggin
2023-06-07s390x/tcg: Fix CPU address returned by STIDPIlya Leoshkevich
2023-06-07target/s390x: Fix MXDB and MXDBRIlya Leoshkevich
2023-06-07target/s390x: Fix LOCFHR taking the wrong half of R2Ilya Leoshkevich
2023-06-07target/s390x: Fix LCBB overwriting the top 32 bitsIlya Leoshkevich
2023-05-31target/arm: Explicitly select short-format FSR for M-profilePeter Maydell
2023-05-31target/ppc: Fix fallback to MFSS for MFFS* instructions on pre 3.0 ISAsRichard Purdie
2023-05-18target/i386: fix avx2 instructions vzeroall and vpermdqXinyu Li
2023-05-18target/i386: fix operand size for VCOMI/VUCOMI instructionsPaolo Bonzini
2023-05-18target/arm: Fix vd == vm overlap in sve_ldff1_zRichard Henderson
2023-05-17s390x/tcg: Fix LDER instruction formatIlya Leoshkevich
2023-05-16target/s390x: Fix EXECUTE of relative branchesIlya Leoshkevich
2023-05-15tcg: ppc64: Fix mask generation for vextractdmShivaprasad G Bhat
2023-05-14target/arm: Correct AArch64.S2MinTxSZ 32-bit EL1 input size checkPeter Maydell
2023-05-14target/arm: Fix handling of SW and NSW bits for stage 2 walksPeter Maydell
2023-05-10target/riscv: Restore the predicate() NULL check behaviorBin Meng
2023-05-10target/riscv: Fix itrigger when icount is usedLIU Zhiwei
2023-05-10target/arm: Define and use new load_cpu_field_low32()Peter Maydell
2023-05-10target/arm: Initialize debug capabilities only onceAkihiko Odaki
2023-04-27target/i386: Change wrong XFRM value in SGX CPUID leafYang Zhong
2023-04-10target/arm: Copy guarded bit in combine_cacheattrsRichard Henderson
2023-04-10target/arm: PTE bit GP only applies to stage1Richard Henderson
2023-04-09target/ppc: Fix temp usage in gen_op_arith_modwRichard Henderson
2023-04-04Merge tag 'pull-loongarch-20230404' of https://gitlab.com/gaosong/qemu into s...Peter Maydell
2023-04-04target/loongarch: Enables plugins to get instruction codestanhongze
2023-04-03target/arm: Fix generated code for cpreg reads when HSTR is activePeter Maydell
2023-04-03target/arm: Fix non-TCG build failure by inlining pauth_ptr_mask()Philippe Mathieu-Daudé
2023-03-28softmmu: Restrict cpu_check_watchpoint / address_matches to TCG accelPhilippe Mathieu-Daudé
2023-03-28target/arm/gdbstub: Only advertise M-profile features if TCG availablePhilippe Mathieu-Daudé
2023-03-24target/ppc: Fix helper_pminsn() prototypeCédric Le Goater
2023-03-24target/s390x: Fix float_comp_to_cc() prototypeCédric Le Goater
2023-03-22*: Add missing includes of qemu/error-report.hRichard Henderson
2023-03-21target/arm: Don't advertise aarch64-pauth.xml to gdbPeter Maydell
2023-03-21target/arm: Add Neoverse-N1 registersChen Baozi
2023-03-20target/s390x/tcg/mem_helper: Remove bad assert() statementThomas Huth
2023-03-20target/s390x: Update do_unaligned_access() commentIlya Leoshkevich
2023-03-20target/s390x: Handle STGRL to non-aligned addressesIlya Leoshkevich
2023-03-20target/s390x: Handle STRL to non-aligned addressesIlya Leoshkevich
2023-03-20target/s390x: Handle CLRL and CLGFRL with non-aligned addressesIlya Leoshkevich
2023-03-20target/s390x: Handle CGRL and CLGRL with non-aligned addressesIlya Leoshkevich
2023-03-20target/s390x: Handle CRL and CGFRL with non-aligned addressesIlya Leoshkevich
2023-03-20target/s390x: Handle LLGFRL from non-aligned addressesIlya Leoshkevich
2023-03-20target/s390x: Handle LRL and LGFRL from non-aligned addressesIlya Leoshkevich
generated by cgit v1.2.3 (git 2.26.2) at 2025-02-16 18:17:15 +0000