index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
2022-05-26
target/ppc: Implemented xvi*ger* instructions
Lucas Mateus Castro (alqotel)
2022-05-26
target/ppc: Implement xxm[tf]acc and xxsetaccz
Lucas Mateus Castro (alqotel)
2022-05-26
target/ppc: Implement lwsync with weaker memory ordering
Nicholas Piggin
2022-05-26
target/ppc: Fix eieio memory ordering semantics
Nicholas Piggin
2022-05-26
target/ppc: declare vmsumsh[ms] helper with call flags
Matheus Ferst
2022-05-26
target/ppc: declare vmsumuh[ms] helper with call flags
Matheus Ferst
2022-05-26
target/ppc: declare vmsum[um]bm helpers with call flags
Matheus Ferst
2022-05-26
target/ppc: introduce do_va_helper
Matheus Ferst
2022-05-26
target/ppc: declare xxextractuw and xxinsertw helpers with call flags
Matheus Ferst
2022-05-26
target/ppc: declare xvxsigsp helper with call flags
Matheus Ferst
2022-05-26
target/ppc: declare xscvspdpn helper with call flags
Matheus Ferst
2022-05-26
target/ppc: Use TCG_CALL_NO_RWG_SE in fsel helper
Matheus Ferst
2022-05-26
target/ppc: use TCG_CALL_NO_RWG in VSX helpers without env
Matheus Ferst
2022-05-26
target/ppc: use TCG_CALL_NO_RWG in BCD helpers
Matheus Ferst
2022-05-26
target/ppc: use TCG_CALL_NO_RWG in vector helpers without env
Matheus Ferst
2022-05-26
target/ppc: declare darn32/darn64 helpers with TCG_CALL_NO_RWG
Matheus Ferst
2022-05-26
target/ppc: Rename sfprf to sfifprf where it's also used as set fi flag
Víctor Colombo
2022-05-26
target/ppc: Fix FPSCR.FI changing in float_overflow_excp()
Víctor Colombo
2022-05-26
target/ppc: Fix FPSCR.FI bit being cleared when it shouldn't
Víctor Colombo
2022-05-26
target/ppc: Fix tlbie
Leandro Lupori
2022-05-25
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Richard Henderson
2022-05-25
i386: Hyper-V Direct TLB flush hypercall
Vitaly Kuznetsov
2022-05-25
i386: Hyper-V Support extended GVA ranges for TLB flush hypercalls
Vitaly Kuznetsov
2022-05-25
i386: Hyper-V XMM fast hypercall input feature
Vitaly Kuznetsov
2022-05-25
i386: Hyper-V Enlightened MSR bitmap feature
Vitaly Kuznetsov
2022-05-25
i386: Use hv_build_cpuid_leaf() for HV_CPUID_NESTED_FEATURES
Vitaly Kuznetsov
2022-05-25
target/i386/kvm: Fix disabling MPX on "-cpu host" with MPX-capable host
Maciej S. Szmigiero
2022-05-24
target/riscv: add zicsr/zifencei to isa_string
Hongren (Zenithal) Zheng
2022-05-24
target/riscv: Set [m|s]tval for both illegal and virtual instruction traps
Anup Patel
2022-05-24
target/riscv: Fix hstatus.GVA bit setting for traps taken from HS-mode
Anup Patel
2022-05-24
target/riscv: Fix csr number based privilege checking
Anup Patel
2022-05-24
target/riscv: Fix typo of mimpid cpu option
Frank Chang
2022-05-24
target/riscv: check 'I' and 'E' after checking 'G' in riscv_cpu_realize
Weiwei Li
2022-05-24
target/riscv: Move/refactor ISA extension checks
Tsukasa OI
2022-05-24
target/riscv: FP extension requirements
Tsukasa OI
2022-05-24
target/riscv: Change "G" expansion
Tsukasa OI
2022-05-24
target/riscv: Disable "G" by default
Tsukasa OI
2022-05-24
target/riscv: Fix coding style on "G" expansion
Tsukasa OI
2022-05-24
target/riscv: Add short-isa-string option
Tsukasa OI
2022-05-24
target/riscv: Move Zhinx* extensions on ISA string
Tsukasa OI
2022-05-24
target/riscv: rvv: Fix early exit condition for whole register load/store
eopXD
2022-05-24
target/riscv: Fix VS mode hypervisor CSR access
Dylan Reid
2022-05-23
target/i386: Remove LBREn bit check when access Arch LBR MSRs
Yang Weijiang
2022-05-19
target/arm: Use FIELD definitions for CPACR, CPTR_ELx
Richard Henderson
2022-05-19
target/arm: Enable FEAT_HCX for -cpu max
Richard Henderson
2022-05-19
target/arm: Fix PAuth keys access checks for disabled SEL2
Florian Lugou
2022-05-19
target/arm: Make number of counters in PMCR follow the CPU
Peter Maydell
2022-05-19
target/arm/helper.c: Delete stray obsolete comment
Peter Maydell
2022-05-19
Fix aarch64 debug register names.
Chris Howard
2022-05-19
hw/intc/arm_gicv3: Use correct number of priority bits for the CPU
Peter Maydell
[next]