aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2021-05-11target/riscv: Remove the unused HSTATUS_WPRI macroAlistair Francis
2021-05-11target/riscv: Remove the hardcoded SATP_MODE macroAlistair Francis
2021-05-11target/riscv: Remove the hardcoded MSTATUS_SD macroAlistair Francis
2021-05-11target/riscv: Remove the hardcoded HGATP_MODE macroAlistair Francis
2021-05-11target/riscv: Remove the hardcoded SSTATUS_SD macroAlistair Francis
2021-05-11target/riscv: Remove the hardcoded RVXLEN macroAlistair Francis
2021-05-11target/riscv: fix a typo with interrupt namesEmmanuel Blot
2021-05-11target/riscv: fix exception index on instruction access faultEmmanuel Blot
2021-05-11target/riscv: fix vrgather macro index variable type bugFrank Chang
2021-05-11target/riscv: Add ePMP support for the Ibex CPUAlistair Francis
2021-05-11target/riscv/pmp: Remove outdated commentAlistair Francis
2021-05-11target/riscv: Add a config option for ePMPHou Weiying
2021-05-11target/riscv: Implementation of enhanced PMP (ePMP)Hou Weiying
2021-05-11target/riscv: Add ePMP CSR access functionsHou Weiying
2021-05-11target/riscv: Add the ePMP featureAlistair Francis
2021-05-11target/riscv: Define ePMP mseccfgHou Weiying
2021-05-11target/riscv: Fix the PMP is locked check when using TORAlistair Francis
2021-05-11target/riscv: Fixup saturate subtract functionLIU Zhiwei
2021-05-11riscv: don't look at SUM when accessing memory from a debugger contextJade Fink
2021-05-11target/riscv: Use RISCVException enum for CSR accessAlistair Francis
2021-05-11target/riscv: Use the RISCVException enum for CSR operationsAlistair Francis
2021-05-11target/riscv: Fix 32-bit HS mode access permissionsAlistair Francis
2021-05-11target/riscv: Use the RISCVException enum for CSR predicatesAlistair Francis
2021-05-11target/riscv: Convert the RISC-V exceptions to an enumAlistair Francis
2021-05-11target/riscv: Add Shakti C class CPUVijai Kumar K
2021-05-11target/riscv: Align the data type of reset vector addressDylan Jhong
2021-05-11target/riscv: Remove privilege v1.9 specific CSR related codeAtish Patra
2021-05-10Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210510-...Peter Maydell
2021-05-10target/arm: Make WFI a NOP for userspace emulatorsPeter Maydell
2021-05-10target/arm: Make translate-neon.c.inc its own compilation unitPeter Maydell
2021-05-10target/arm: Make functions used by translate-neon globalPeter Maydell
2021-05-10target/arm: Move NeonGenThreeOpEnvFn typedef to translate.hPeter Maydell
2021-05-10target/arm: Delete unused typedefPeter Maydell
2021-05-10target/arm: Move vfp_reg_ptr() to translate-neon.c.incPeter Maydell
2021-05-10target/arm: Make translate-vfp.c.inc its own compilation unitPeter Maydell
2021-05-10target/arm: Make functions used by translate-vfp globalPeter Maydell
2021-05-10target/arm: Move vfp_{load, store}_reg{32, 64} to translate-vfp.c.incPeter Maydell
2021-05-10target/arm: Move gen_aa32 functions to translate-a32.hPeter Maydell
2021-05-10target/arm: Split m-nocp trans functions into their own filePeter Maydell
2021-05-10target/arm: Make functions used by m-nocp globalPeter Maydell
2021-05-10target/arm: Share unallocated_encoding() and gen_exception_insn()Peter Maydell
2021-05-10target/arm: Move constant expanders to translate.hPeter Maydell
2021-05-10target/arm: Fix tlbbits calculation in tlbi_aa64_vae2is_write()Peter Maydell
2021-05-10Merge remote-tracking branch 'remotes/mcayland/tags/qemu-sparc-20210505' into...Peter Maydell
2021-05-06Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell
2021-05-05Merge remote-tracking branch 'remotes/dg-gitlab/tags/ppc-for-6.1-20210504' in...Peter Maydell
2021-05-05Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-6.1-pul...Peter Maydell
2021-05-04hw/sparc*: Move cpu_check_irqs() to target/sparc/Philippe Mathieu-Daudé
2021-05-04hw/sparc: Allow building without the leon3 machinePhilippe Mathieu-Daudé
2021-05-04Add NVMM accelerator: acceleration enlightenmentsReinoud Zandijk