aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2019-02-28target/xtensa: implement PREFCTL SRMax Filippov
2019-02-28target/xtensa: prioritize load/store in FLIX bundlesMax Filippov
2019-02-28target/xtensa: break circular register dependenciesMax Filippov
2019-02-28target/xtensa: reorganize access to boolean registersMax Filippov
2019-02-28target/xtensa: reorganize access to MAC16 registersMax Filippov
2019-02-28target/xtensa: reorganize register handling in translatorsMax Filippov
2019-02-28target/xtensa: only rotate window in the retw helperMax Filippov
2019-02-28target/xtensa: move WINDOW_BASE SR update to postprocessingMax Filippov
2019-02-28target/xtensa: add generic instruction post-processingMax Filippov
2019-02-28target/xtensa: sort FLIX instruction opcodesMax Filippov
2019-02-18target/xtensa: implement wide branches and loopsMax Filippov
2019-02-18target/xtensa: allow multiple names for single opcodeMax Filippov
2019-02-18target/xtensa: don't require opcode table sortingMax Filippov
2019-02-18target/xtensa: move xtensa_finalize_config to xtensa_core_class_initMax Filippov
2019-02-18target/xtensa: fixup test_mmuhifi_c3 overlayMax Filippov
2019-02-11target/xtensa: get rid of gen_callw[i]Max Filippov
2019-02-10target/xtensa: don't specify windowed registers manuallyMax Filippov
2019-02-08target/xtensa/import_core.sh: don't add duplicate 'static'Max Filippov
2019-02-05Merge remote-tracking branch 'remotes/xtensa/tags/20190204-xtensa' into stagingPeter Maydell
2019-02-04target/ppc: remove various HOST_WORDS_BIGENDIAN hacks in int_helper.cMark Cave-Ayland
2019-02-04target/ppc: remove ROTRu32 and ROTRu64 macros from int_helper.cMark Cave-Ayland
2019-02-04target/ppc: simplify VEXT_SIGNED macro in int_helper.cMark Cave-Ayland
2019-02-04target/ppc: eliminate use of EL_IDX macros from int_helper.cMark Cave-Ayland
2019-02-04target/ppc: eliminate use of HI_IDX and LO_IDX macros from int_helper.cMark Cave-Ayland
2019-02-04target/ppc: rework vmul{e,o}{s,u}{b,h,w} instructions to use Vsr* macrosMark Cave-Ayland
2019-02-04target/ppc: rework vmrg{l,h}{b,h,w} instructions to use Vsr* macrosMark Cave-Ayland
2019-02-04ppc: remove the interrupt presenters from under PowerPCCPUCédric Le Goater
2019-02-04target/ppc: implement complete set of Vsr* macrosMark Cave-Ayland
2019-02-04target/ppc/kvm: Drop useless include directiveGreg Kurz
2019-02-01target/arm: fix decoding of B{,L}RA{A,B}Remi Denis-Courmont
2019-02-01target/arm: fix AArch64 virtual address space sizeRemi Denis-Courmont
2019-02-01target/arm: Always enable pac keys for user-onlyRichard Henderson
2019-02-01arm: Clarify the logic of set_pc()Julia Suvorova
2019-02-01target/arm: Enable API, APK bits in SCR, HCRRichard Henderson
2019-02-01target/arm: Add a timer to predict PMU counter overflowAaron Lindsay OS
2019-02-01target/arm: Send interrupts on PMU counter overflowAaron Lindsay OS
2019-02-01target/arm/translate-a64: Fix mishandling of size in FCMLA decodePeter Maydell
2019-02-01target/arm/translate-a64: Fix FCMLA decoding errorPeter Maydell
2019-02-01target/arm/translate-a64: Don't underdecode SDOT and UDOTPeter Maydell
2019-02-01target/arm/translate-a64: Don't underdecode FP insnsPeter Maydell
2019-02-01target/arm/translate-a64: Don't underdecode add/sub extended registerPeter Maydell
2019-02-01target/arm/translate-a64: Don't underdecode SIMD ld/st singlePeter Maydell
2019-02-01target/arm/translate-a64: Don't underdecode SIMD ld/st multiplePeter Maydell
2019-02-01target/arm/translate-a64: Don't underdecode PRFMPeter Maydell
2019-02-01target/arm/translate-a64: Don't underdecode system instructionsPeter Maydell
2019-01-31Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-pull-reques...Peter Maydell
2019-01-30target/m68k: Fix LGPL information in the file headersThomas Huth
2019-01-30target/s390x: Fix LGPL version in the file header commentsThomas Huth
2019-01-30target/tricore: Fix LGPL version numberThomas Huth
2019-01-30target/openrisc: Fix LGPL version numberThomas Huth