aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2021-11-02KVM: SVM: add migration support for nested TSC scalingMaxim Levitsky
2021-10-29Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next-pull-request' in...Richard Henderson
2021-10-29target/i386: Remove core-capability in Snowridge CPU modelChenyi Qiang
2021-10-29Merge remote-tracking branch 'remotes/alistair23/tags/pull-riscv-to-apply-202...Richard Henderson
2021-10-29Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20211028' into stagingRichard Henderson
2021-10-29target/riscv: change the api for RVF/RVD fmin/fmaxChih-Min Chao
2021-10-29target/riscv: remove force HS exceptionJose Martins
2021-10-29target/riscv: fix VS interrupts forwarding to HSJose Martins
2021-10-28Hexagon (target/hexagon) put writes to USR into temp until commitTaylor Simpson
2021-10-28Hexagon (target/hexagon) more tcg_constant_*Taylor Simpson
2021-10-28target/riscv: Allow experimental J-ext to be turned onAlexey Baturo
2021-10-28target/riscv: Implement address masking functions required for RISC-V Pointer...Anatoly Parshintsev
2021-10-28target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instr...Alexey Baturo
2021-10-28target/riscv: Print new PM CSRs in QEMU logsAlexey Baturo
2021-10-28target/riscv: Add J extension state descriptionAlexey Baturo
2021-10-28target/riscv: Support CSRs required for RISC-V PM extension except for the h-...Alexey Baturo
2021-10-28target/riscv: Add CSR defines for RISC-V PM extensionAlexey Baturo
2021-10-28target/riscv: Add J-extension into RISC-VAlexey Baturo
2021-10-27host-utils: add 128-bit quotient support to divu128/divs128Luis Pires
2021-10-27host-utils: move checks out of divu128/divs128Luis Pires
2021-10-23Merge remote-tracking branch 'remotes/vivier/tags/trivial-branch-for-6.2-pull...Richard Henderson
2021-10-22disas/nios2: Simplify endianess conversionPhilippe Mathieu-Daudé
2021-10-22target/riscv: Compute mstatus.sd on demandRichard Henderson
2021-10-22target/riscv: Use riscv_csrrw_debug for cpu_dumpRichard Henderson
2021-10-22target/riscv: Use gen_shift*_per_ol for RVB, RVIRichard Henderson
2021-10-22target/riscv: Use gen_unary_per_ol for RVBRichard Henderson
2021-10-22target/riscv: Adjust trans_rev8_32 for riscv64Richard Henderson
2021-10-22target/riscv: Use gen_arith_per_ol for RVMRichard Henderson
2021-10-22target/riscv: Replace DisasContext.w with DisasContext.olRichard Henderson
2021-10-22target/riscv: Replace is_32bit with get_xl/get_xlenRichard Henderson
2021-10-22target/riscv: Properly check SEW in amo_opRichard Henderson
2021-10-22target/riscv: Use REQUIRE_64BIT in amo_check64Richard Henderson
2021-10-22target/riscv: Add MXL/SXL/UXL to TB_FLAGSRichard Henderson
2021-10-22target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxlRichard Henderson
2021-10-22target/riscv: Split misa.mxl and misa.extRichard Henderson
2021-10-22target/riscv: Create RISCVMXL enumerationRichard Henderson
2021-10-22target/riscv: Move cpu_get_tb_cpu_state out of lineRichard Henderson
2021-10-22target/riscv: Organise the CPU propertiesAlistair Francis
2021-10-22target/riscv: Remove some unused macrosAlistair Francis
2021-10-22target/riscv: fix TB_FLAGS bits overlapping bug for rvv/rvhFrank Chang
2021-10-22target/riscv: Fix orc.b implementationPhilipp Tomsich
2021-10-22target/riscv: line up all of the registers in the info register dumpTravis Geiselbrecht
2021-10-22target/riscv: Pass the same value to oprsz and maxsz for vmv.v.vFrank Chang
2021-10-21target/ppc: adding user read/write functions for PMCsDaniel Henrique Barboza
2021-10-21target/ppc: add user read/write functions for MMCR2Daniel Henrique Barboza
2021-10-21target/ppc: add user read/write functions for MMCR0Gustavo Romero
2021-10-21target/ppc: add MMCR0 PMCC bits to hflagsDaniel Henrique Barboza
2021-10-21target/ppc: Filter mtmsr[d] input before setting MSRMatheus Ferst
2021-10-21target/ppc: Fix XER access in monitorMatheus Ferst
2021-10-21linux-user: Fix XER access in ppc version of elf_core_copy_regsMatheus Ferst