aboutsummaryrefslogtreecommitdiff
path: root/target/xtensa
AgeCommit message (Expand)Author
2018-03-16target/xtensa: add linux-user supportMax Filippov
2018-03-13target/xtensa: support MTTCGMax Filippov
2018-03-13target/xtensa: use correct number of registers in gdbstubMax Filippov
2018-03-13target/xtensa: mark register windows in the dumpMax Filippov
2018-03-13target/xtensa: dump correct physical registersMax Filippov
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée
2018-02-09Clean up includesMarkus Armbruster
2018-02-09Use #include "..." for our own headers, <...> for othersMarkus Armbruster
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier
2018-01-24Merge remote-tracking branch 'remotes/xtensa/tags/20180122-xtensa' into stagingPeter Maydell
2018-01-22target/xtensa: disas/xtensa: fix coverity warningsMax Filippov
2018-01-22target/xtensa: add sample_controller coreMax Filippov
2018-01-22target/xtensa: allow different default CPU for MMU/noMMUMax Filippov
2018-01-12target/xtensa: Remove duplicate typedef of DisasContextPeter Maydell
2018-01-11target/xtensa: add de212 coreMax Filippov
2018-01-11target/xtensa: fix default sysrom/sysram addressesMax Filippov
2018-01-09target/xtensa: implement disassemblerMax Filippov
2018-01-09target/xtensa: implement const16Max Filippov
2018-01-09target/xtensa: implement GPIO32Max Filippov
2018-01-09target/xtensa: implement salt/saltuMax Filippov
2018-01-09target/xtensa: add internal/noop SRs and opcodesMax Filippov
2018-01-09target/xtensa: drop DisasContext::litbaseMax Filippov
2018-01-09target/xtensa: use libisa for instruction decodingMax Filippov
2017-12-18target/xtensa: switch fsf to libisaMax Filippov
2017-12-18target/xtensa: switch dc233c to libisaMax Filippov
2017-12-18target/xtensa: switch dc232b to libisaMax Filippov
2017-12-18target/xtensa: update import_core.sh script for libisaMax Filippov
2017-12-18target/xtensa: extract FPU2000 opcode translatorsMax Filippov
2017-12-18target/xtensa: extract core opcode translatorsMax Filippov
2017-12-18target/xtensa: import libisa sourceMax Filippov
2017-12-18target/xtensa: pass actual frame size to the entry helperMax Filippov
2017-10-30Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell
2017-10-27xtensa: cleanup cpu type name compositionIgor Mammedov
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell
2017-10-25disas: Remove unused flags argumentsRichard Henderson
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé
2017-09-26target/xtensa: Use the pre-defined MEMTXATTRS_UNSPECIFIED macroAlistair Francis
2017-09-06target: [tcg] Use a generic enum for DISAS_ valuesLluís Vilanova
2017-09-01xtensa: replace cpu_xtensa_init() with cpu_generic_init()Igor Mammedov
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova
2017-07-14char: add backend hotswap handlerAnton Nefedov
2017-07-11target/xtensa: gdbstub: drop dead return statementMax Filippov
2017-06-06target/xtensa: handle unknown registers in gdbstubMax Filippov
2017-06-06target/xtensa: support output to chardev consoleMax Filippov
2017-06-06target/xtensa: fix return value of read/write simcallsMax Filippov