| Age | Commit message (Expand) | Author |
|---|---|---|
| 2017-01-18 | target-sparc: implement UA2005 scratchpad registers | Artyom Tarasenko |
| 2017-01-18 | target-sparc: on UA2005 don't deliver Interrupt_level_n IRQs in hypervisor mode | Artyom Tarasenko |
| 2017-01-18 | target-sparc: add UltraSPARC T1 TLB #defines | Artyom Tarasenko |
| 2017-01-18 | target-sparc: add UA2005 TTE bit #defines | Artyom Tarasenko |
| 2017-01-18 | target-sparc: use explicit mmu register pointers | Artyom Tarasenko |
| 2017-01-18 | target-sparc: store cpu super- and hypervisor flags in TB | Artyom Tarasenko |
| 2017-01-18 | target-sparc: ignore MMU-faults if MMU is disabled in hypervisor mode | Artyom Tarasenko |
| 2017-01-13 | qom/cpu: move tlb_flush to cpu_common_reset | Alex Bennée |
| 2016-12-20 | Move target-* CPU file into a target/ folder | Thomas Huth |
 |
index : slackcoder/qemu | |
| QEMU is a generic and open source machine & userspace emulator and virtualizer | Mirror |
| aboutsummaryrefslogtreecommitdiff |