aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)Author
2023-07-19target/riscv: Fix LMUL check to use VLENRob Bradford
2023-07-19target/riscv/cpu.c: check priv_ver before auto-enable zca/zcd/zcfDaniel Henrique Barboza
2023-07-15accel/tcg: Return bool from page_check_rangeRichard Henderson
2023-07-10riscv: Add support for the Zfa extensionChristoph Müllner
2023-07-10target/riscv/kvm.c: read/write (cbom|cboz)_blocksize in KVMDaniel Henrique Barboza
2023-07-10target/riscv/kvm.c: add kvmconfig_get_cfg_addr() helperDaniel Henrique Barboza
2023-07-10target/riscv: update multi-letter extension KVM propertiesDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: create KVM mock propertiesDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: remove priv_ver check from riscv_isa_string_ext()Daniel Henrique Barboza
2023-07-10target/riscv/cpu.c: add satp_mode properties earlierDaniel Henrique Barboza
2023-07-10target/riscv/kvm.c: add multi-letter extension KVM propertiesDaniel Henrique Barboza
2023-07-10target/riscv/kvm.c: update KVM MISA bitsDaniel Henrique Barboza
2023-07-10target/riscv: add KVM specific MISA propertiesDaniel Henrique Barboza
2023-07-10target/riscv/cpu: add misa_ext_info_arr[]Daniel Henrique Barboza
2023-07-10target/riscv/kvm.c: init 'misa_ext_mask' with scratch CPUDaniel Henrique Barboza
2023-07-10target/riscv: handle mvendorid/marchid/mimpid for KVM CPUsDaniel Henrique Barboza
2023-07-10target/riscv: read marchid/mimpid in kvm_riscv_init_machine_ids()Daniel Henrique Barboza
2023-07-10target/riscv: use KVM scratch CPUs to init KVM propertiesDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: restrict 'marchid' valueDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: restrict 'mimpid' valueDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: restrict 'mvendorid' valueDaniel Henrique Barboza
2023-07-10target/riscv: skip features setup for KVM CPUsDaniel Henrique Barboza
2023-07-10target/riscv KVM_RISCV_SET_TIMER macro is not configured correctlyyang.zhang
2023-07-10target/riscv: Set the correct exception for implict G-stage translation failJason Chien
2023-07-10target/riscv: Expose properties for BF16 extensionsWeiwei Li
2023-07-10target/riscv: Add support for Zvfbfwma extensionWeiwei Li
2023-07-10target/riscv: Add support for Zvfbfmin extensionWeiwei Li
2023-07-10target/riscv: Add support for Zfbfmin extensionWeiwei Li
2023-07-10target/riscv: Add properties for BF16 extensionsWeiwei Li
2023-07-10target/riscv: Add RVV registers to logIvan Klokov
2023-07-10target/riscv: update cur_pmbase/pmmask based on mode affected by MPRVWeiwei Li
2023-07-10target/riscv: Add additional xlen for address when MPRV=1Weiwei Li
2023-07-10target/riscv/cpu.c: fix veyron-v1 CPU propertiesDaniel Henrique Barboza
2023-07-10target/riscv: Remove redundant assignment to SXLWeiwei Li
2023-07-10target/riscv: Support MSTATUS.MPV/GVA only when RVH is enabledWeiwei Li
2023-07-10target/riscv: Make MPV only work when MPP != PRV_MWeiwei Li
2023-07-10disas/riscv: Add support for XThead* instructionsChristoph Müllner
2023-07-10target/riscv: Factor out extension tests to cpu_cfg.hChristoph Müllner
2023-07-10target/riscv: Use xl instead of mxl for disassembleLIU Zhiwei
2023-07-09target/riscv: Use aesdec_ISB_ISR_IMC_AKRichard Henderson
2023-07-09target/riscv: Use aesenc_SB_SR_MC_AKRichard Henderson
2023-07-09target/riscv: Use aesdec_IMCRichard Henderson
2023-07-09target/riscv: Use aesdec_ISB_ISR_AKRichard Henderson
2023-07-09target/riscv: Use aesenc_SB_SR_AKRichard Henderson
2023-06-28target/riscv: Restrict KVM-specific fields from ArchCPUPhilippe Mathieu-Daudé
2023-06-26target: Widen pc/cs_base in cpu_get_tb_cpu_stateAnton Johansson
2023-06-20meson: Replace softmmu_ss -> system_ssPhilippe Mathieu-Daudé
2023-06-13target/riscv: Smepmp: Return error when access permission not allowed in PMPHimanshu Chauhan
2023-06-13target/riscv/vector_helper.c: Remove the check for extra tail elementsXiao Wang
2023-06-13target/riscv/vector_helper.c: clean up reference of MTYPEXiao Wang
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-25 01:09:36 +0000