aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)Author
2024-03-08trans_rvv.c.inc: mark_vs_dirty() before loads and storesDaniel Henrique Barboza
2024-03-08target/riscv: mcountinhibit, mcounteren, scounteren, hcounteren is 32-bitVadim Shakirov
2024-03-08target/riscv: move ratified/frozen exts to non-experimentalDaniel Henrique Barboza
2024-03-08target/riscv/kvm: update KVM exts to Linux 6.8Daniel Henrique Barboza
2024-03-08RISC-V: Add support for ZtsoPalmer Dabbelt
2024-03-08target/riscv: Add missing include guard in pmu.hFrank Chang
2024-03-08target/riscv: UPDATE xATP write CSRIrina Ryapolova
2024-03-08target/riscv: FIX xATP_MODE validationIrina Ryapolova
2024-03-08target/riscv: Promote svade to a normal extensionAndrew Jones
2024-03-08target/riscv: Gate hardware A/D PTE bit updatingAndrew Jones
2024-03-08target/riscv: Reset henvcfg to zeroAndrew Jones
2024-03-08target/riscv: add remaining named featuresDaniel Henrique Barboza
2024-03-08target/riscv: add riscv,isa to named featuresDaniel Henrique Barboza
2024-03-08target/riscv/tcg: set 'mmu' with 'satp' in cpu_set_profile()Daniel Henrique Barboza
2024-03-08target/riscv: Update $ra with current $pc in trans_cm_jalt()Jason Chien
2024-02-28gdbstub: Add members to identify registers to GDBFeatureAkihiko Odaki
2024-02-28hw/core/cpu: Remove gdb_get_dynamic_xml memberAkihiko Odaki
2024-02-28gdbstub: Infer number of core registers from XMLAkihiko Odaki
2024-02-28gdbstub: Change gdb_get_reg_cb and gdb_set_reg_cbAkihiko Odaki
2024-02-28gdbstub: Use GDBFeature for gdb_register_coprocessorAkihiko Odaki
2024-02-28target/riscv: Use GDBFeature for dynamic XMLAkihiko Odaki
2024-02-12Merge tag 'pull-maintainer-updates-090224-1' of https://gitlab.com/stsquad/qe...Peter Maydell
2024-02-09kconfig: use "select" to enable semihostingPaolo Bonzini
2024-02-09target/riscv: add rv32i, rv32e and rv64e CPUsDaniel Henrique Barboza
2024-02-09target/riscv/cpu.c: add riscv_bare_cpu_init()Daniel Henrique Barboza
2024-02-09target/riscv: Enable xtheadsync under user modeLIU Zhiwei
2024-02-09target/riscv: support new isa extension detection devicetree propertiesConor Dooley
2024-02-09target/riscv: use misa_mxl_max to populate isa string rather than TARGET_LONG...Conor Dooley
2024-02-09target/riscv: Expose Zaamo and Zalrsc extensionsRob Bradford
2024-02-09target/riscv: Check 'A' and split extensions for atomic instructionsRob Bradford
2024-02-09target/riscv: Add Zaamo and Zalrsc extension infrastructureRob Bradford
2024-02-09target/riscv: Use RISCVException as return type for all csr opsLIU Zhiwei
2024-02-09target/riscv: FCSR doesn't contain vxrm and vxsatLIU Zhiwei
2024-02-09target/riscv: Validate misa_mxl_max only onceAkihiko Odaki
2024-02-09target/riscv: Move misa_mxl_max to classAkihiko Odaki
2024-02-09target/riscv: Remove misa_mxl validationAkihiko Odaki
2024-02-09target/riscv/kvm: get/set vector vregs[]Daniel Henrique Barboza
2024-02-09target/riscv/kvm: initialize 'vlenb' via get-reg-listDaniel Henrique Barboza
2024-02-09target/riscv/kvm: change kvm_reg_id to uint64_tDaniel Henrique Barboza
2024-02-09target/riscv/cpu.c: remove cpu->cfg.vlenDaniel Henrique Barboza
2024-02-09trans_rvv.c.inc: use vext_get_vlmax() in trans_vrgather_v*()Daniel Henrique Barboza
2024-02-09target/riscv: change vext_get_vlmax() argumentsDaniel Henrique Barboza
2024-02-09target/riscv/cpu.h: use 'vlenb' in vext_get_vlmax()Daniel Henrique Barboza
2024-02-09target/riscv/insn_trans/trans_rvv.c.inc: use 'vlenb' in MAXSZ()Daniel Henrique Barboza
2024-02-09target/riscv/vector_helper.c: use vlenb in HELPER(vsetvl)Daniel Henrique Barboza
2024-02-09target/riscv/vector_helper.c: use 'vlenb'Daniel Henrique Barboza
2024-02-09target/riscv/insn_trans/trans_rvvk.c.inc: use 'vlenb'Daniel Henrique Barboza
2024-02-09target/riscv/insn_trans/trans_rvv.c.inc: use 'vlenb'Daniel Henrique Barboza
2024-02-09target/riscv/insn_trans/trans_rvbf16.c.inc: use cpu->cfg.vlenbDaniel Henrique Barboza
2024-02-09target/riscv/gdbstub.c: use 'vlenb' instead of shifting 'vlen'Daniel Henrique Barboza