aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)Author
2020-12-17target/riscv: cpu: Set XLEN independently from targetAlistair Francis
2020-12-17target/riscv: csr: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: cpu_helper: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: cpu: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: Specify the XLEN for CPUsAlistair Francis
2020-12-17target/riscv: Add a riscv_cpu_is_32bit() helper functionAlistair Francis
2020-12-17target/riscv: fpu_helper: Match function defs in HELPER macrosAlistair Francis
2020-12-17target/riscv: Add a TYPE_RISCV_CPU_BASE CPUAlistair Francis
2020-12-17target/riscv: Fix definition of MSTATUS_TW and MSTATUS_TSRAlex Richardson
2020-12-17target/riscv: Fix the bug of HLVX/HLV/HSVYifei Jiang
2020-11-13hmp: Pass monitor to mon_get_cpu_env()Kevin Wolf
2020-11-09target/riscv: Split the Hypervisor execute load helpersAlistair Francis
2020-11-09target/riscv: Remove the hyp load and store functionsAlistair Francis
2020-11-09target/riscv: Remove the HS_TWO_STAGE flagAlistair Francis
2020-11-09target/riscv: Set the virtualised MMU mode when doing hyp accessesAlistair Francis
2020-11-09target/riscv: Add a virtualised MMU ModeAlistair Francis
2020-11-03target/riscv/csr.c : add space before the open parenthesis '('Xinhao Zhang
2020-11-03target/riscv: Add V extension state descriptionYifei Jiang
2020-11-03target/riscv: Add H extension state descriptionYifei Jiang
2020-11-03target/riscv: Add PMP state descriptionYifei Jiang
2020-11-03target/riscv: Add basic vmstate description of CPUYifei Jiang
2020-11-03target/riscv: Merge m/vsstatus and m/vsstatush into one uint64_t unitYifei Jiang
2020-10-22target/riscv: raise exception to HS-mode at get_physical_addressYifei Jiang
2020-10-22target/riscv: Fix implementation of HLVX.WU instructionGeorg Kotheimer
2020-10-22target/riscv: Fix update of hstatus.GVA in riscv_cpu_do_interruptGeorg Kotheimer
2020-10-22target/riscv: Fix update of hstatus.SPVPGeorg Kotheimer
2020-10-22riscv: Convert interrupt logs to use qemu_log_mask()Alistair Francis
2020-10-05icount: rename functions to be consistent with the module nameClaudio Fontana
2020-10-05cpu-timers, icount: new modulesClaudio Fontana
2020-09-23qemu/atomic.h: rename atomic_ to qatomic_Stefan Hajnoczi
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost
2020-09-18target/riscv: Set instance_align on RISCVCPU TypeInfoRichard Henderson
2020-09-13Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...Peter Maydell
2020-09-11Merge remote-tracking branch 'remotes/ehabkost/tags/machine-next-pull-request...Peter Maydell
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng
2020-09-09target/riscv: cpu: Set reset vector based on the configured property valueBin Meng
2020-09-09target/riscv: cpu: Add a new 'resetvec' propertyBin Meng
2020-09-09target/riscv: Fix bug in getting trap cause name for trace_riscv_trapYifei Jiang
2020-09-09trace-events: Fix attribution of trace points to sourceMarkus Armbruster
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost
2020-08-28softfloat: Implement the full set of comparisons for float16Kito Cheng
2020-08-25target/riscv: Support the Virtual Instruction faultAlistair Francis
2020-08-25target/riscv: Return the exception from invalid CSR accessesAlistair Francis
2020-08-25target/riscv: Support the v0.6 Hypervisor extension CRSsAlistair Francis
2020-08-25target/riscv: Only support little endian guestsAlistair Francis
2020-08-25target/riscv: Only support a single VSXL lengthAlistair Francis
2020-08-25target/riscv: Update the CSRs to the v0.6 Hyp extensionAlistair Francis
2020-08-25target/riscv: Update the Hypervisor trap return/entryAlistair Francis
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-20 18:44:27 +0000