aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)Author
2022-09-07target/riscv: rvv: Add mask agnostic for vx instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vector load / store instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vv instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: Fix typo and restore Pointer Masking functionality for RISC-VAlexey Baturo
2022-09-07target/riscv: Simplify the check in hmode to reuse the check in riscv_csrrw_c...Weiwei Li
2022-09-07target/riscv: Fix checks in hmode/hmode32Weiwei Li
2022-09-07target/riscv: Add check for csrs existed with U extensionWeiwei Li
2022-09-07target/riscv: Fix checkpatch warning may triggered in csr_ops tableWeiwei Li
2022-09-07target/riscv: H extension depends on I extensionWeiwei Li
2022-09-07target/riscv: Add check for supported privilege mode combinationsWeiwei Li
2022-09-07target/riscv: move zmmul out of the experimental propertiesWeiwei Li
2022-09-07target/riscv: fix shifts shamt value for rv128cFrédéric Pétrot
2022-09-07target/riscv: Force disable extensions if priv spec version does not matchAnup Patel
2022-09-07target/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt()Anup Patel
2022-09-06target/riscv: Make translator stop before the end of a pageRichard Henderson
2022-09-06target/riscv: Add MAX_INSN_LEN and insn_lenRichard Henderson
2022-09-06accel/tcg: Add pc and host_pc params to gen_intermediate_codeRichard Henderson
2022-09-01meson: remove dead codePaolo Bonzini
2022-07-27RISC-V: Allow both Zmmul and MPalmer Dabbelt
2022-07-03target/riscv: Update default priority table for local interruptsAnup Patel
2022-07-03target/riscv: Remove CSRs that set/clear an IMSIC interrupt file bitsAnup Patel
2022-07-03target/riscv: Set minumum priv spec version for mcountinhibitAnup Patel
2022-07-03target/riscv: Don't force update priv spec version to latestAnup Patel
2022-07-03target/riscv: Ibex: Support priv version 1.11Alistair Francis
2022-07-03target/riscv: Fixup MSECCFG minimum priv checkAlistair Francis
2022-07-03target/riscv: Support mcycle/minstret write operationAtish Patra
2022-07-03target/riscv: Add support for hpmcounters/hpmeventsAtish Patra
2022-07-03target/riscv: Implement mcountinhibit CSRAtish Patra
2022-07-03target/riscv: pmu: Make number of counters configurableAtish Patra
2022-07-03target/riscv: pmu: Rename the counters extension to pmuAtish Patra
2022-07-03target/riscv: Implement PMU CSR predicate function for S-modeAtish Patra
2022-07-03target/riscv: Fix PMU CSR predicate functionAtish Patra
2022-07-03target/riscv/pmp: guard against PMP ranges with a negative sizeNicolas Pitre
2022-07-03target/riscv: Minimize the calls to decode_save_opcRichard Henderson
2022-07-03target/riscv: Remove generate_exception_mtvalRichard Henderson
2022-07-03target/riscv: Set env->bins in gen_exception_illegalRichard Henderson
2022-07-03target/riscv: Remove condition guarding register zero for auipc and luiVíctor Colombo
2022-06-28semihosting: Split out common-semi-target.hRichard Henderson
2022-06-28semihosting: Return void from do_common_semihostingRichard Henderson
2022-06-10target/riscv: trans_rvv: Avoid assert for RV32 and e64Alistair Francis
2022-06-10target/riscv: Don't expose the CPU properties on names CPUsAlistair Francis
2022-06-10target/riscv: rvv: Add option 'rvv_ta_all_1s' to enable optional tail agnosti...eopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector permutation instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector mask instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector reduction instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector floating-point instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector fix-point arithmetic instruct...eopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector integer merge and move instru...eopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector integer comparison instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector integer shift instructionseopXD
generated by cgit v1.2.3 (git 2.26.2) at 2025-03-15 20:24:46 +0000