slackcoder/qemu - QEMU is a generic and open source machine & userspace emulator and virtualizer

Age	Commit message (Expand)	Author
2019-05-24	target/riscv: Add checks for several RVC reserved operands	Richard Henderson
2019-05-24	target/riscv: Add the HGATP register masks	Alistair Francis
2019-05-24	target/riscv: Add the HSTATUS register masks	Alistair Francis
2019-05-24	target/riscv: Add Hypervisor CSR macros	Alistair Francis
2019-05-24	target/riscv: Allow setting mstatus virtulisation bits	Alistair Francis
2019-05-24	target/riscv: Add the MPV and MTL mstatus bits	Alistair Francis
2019-05-24	target/riscv: Improve the scause logic	Alistair Francis
2019-05-24	target/riscv: Trigger interrupt on MIP update asynchronously	Alistair Francis
2019-05-24	target/riscv: Mark privilege level 2 as reserved	Alistair Francis
2019-05-24	target/riscv: Add a base 32 and 64 bit CPU	Alistair Francis
2019-05-24	target/riscv: Create settable CPU properties	Alistair Francis
2019-05-24	target/riscv: Remove spaces from register names	Richard Henderson
2019-05-24	target/riscv: Split gen_arith_imm into functional and temp	Richard Henderson
2019-05-24	target/riscv: Split RVC32 and RVC64 insns into separate files	Richard Henderson
2019-05-24	target/riscv: Use pattern groups in insn16.decode	Richard Henderson
2019-05-24	target/riscv: Merge argument decode for RVC shifti	Richard Henderson
2019-05-24	target/riscv: Merge argument sets for insn32 and insn16	Richard Henderson
2019-05-24	target/riscv: Use --static-decode for decodetree	Richard Henderson
2019-05-24	target/riscv: Name the argument sets for all of insn32 formats	Richard Henderson
2019-05-24	RISC-V: fix single stepping over ret and other branching instructions	Fabien Chouteau
2019-05-24	target/riscv: Do not allow sfence.vma from user mode	Jonathan Behrens
2019-05-16	Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190510' into staging	Peter Maydell
2019-05-13	Clean up ill-advised or unusual header guards	Markus Armbruster
2019-05-10	tcg: Use CPUClass::tlb_fill in cputlb.c	Richard Henderson
2019-05-10	target/riscv: Convert to CPUClass::tlb_fill	Richard Henderson
2019-05-06	decodetree: Add DisasContext argument to !function expanders	Richard Henderson
2019-04-24	tcg: Hoist max_insns computation to tb_gen_code	Richard Henderson
2019-04-18	qom/cpu: Simplify how CPUClass:cpu_dump_state() prints	Markus Armbruster
2019-04-18	target: Simplify how the TARGET_cpu_list() print	Markus Armbruster
2019-03-26	target/riscv: Fix wrong expanding for c.fswsp	Kito Cheng
2019-03-22	target/riscv: Zero extend the inputs of divuw and remuw	Palmer Dabbelt
2019-03-19	target/riscv: Remove unused struct	Alistair Francis
2019-03-19	RISC-V: Update load reservation comment in do_interrupt	Michael Clark
2019-03-19	RISC-V: Convert trap debugging to trace events	Michael Clark
2019-03-19	RISC-V: Add support for vectored interrupts	Michael Clark
2019-03-19	RISC-V: Change local interrupts from edge to level	Michael Clark
2019-03-19	RISC-V: linux-user support for RVE ABI	Kito Cheng
2019-03-19	RISC-V: Allow interrupt controllers to claim interrupts	Michael Clark
2019-03-19	riscv: pmp: Log pmp access errors as guest errors	Alistair Francis
2019-03-19	RISC-V: Add hooks to use the gdb xml files.	Jim Wilson
2019-03-19	RISC-V: Add debug support for accessing CSRs.	Jim Wilson
2019-03-19	RISC-V: Fixes to CSR_* register macros.	Jim Wilson
2019-03-17	target/riscv: Fix manually parsed 16 bit insn	Bastian Koppelmann
2019-03-13	target/riscv: Remove decode_RV32_64G()	Bastian Koppelmann
2019-03-13	target/riscv: Remove gen_system()	Bastian Koppelmann
2019-03-13	target/riscv: Rename trans_arith to gen_arith	Bastian Koppelmann
2019-03-13	target/riscv: Remove manual decoding of RV32/64M insn	Bastian Koppelmann
2019-03-13	target/riscv: Remove shift and slt insn manual decoding	Bastian Koppelmann
2019-03-13	target/riscv: make ADD/SUB/OR/XOR/AND insn use arg lists	Bastian Koppelmann
2019-03-13	target/riscv: Move gen_arith_imm() decoding into trans_* functions	Bastian Koppelmann