aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/vector_helper.c
AgeCommit message (Expand)Author
2023-10-12target/riscv: Fix vfwmaccbf16.vfMax Chou
2023-10-07tcg: Correct invalid mentions of 'softmmu' by 'system-mode'Philippe Mathieu-Daudé
2023-09-29target/riscv: vector_helper: Fixup local variables shadowingAlistair Francis
2023-09-11target/riscv: Refactor some of the generic vector functionalityKiran Ostrolenk
2023-09-11target/riscv: Refactor some of the generic vector functionalityKiran Ostrolenk
2023-09-11target/riscv: Fix page_check_range use in fault-only-firstLIU Zhiwei
2023-08-31target/translate: Include missing 'exec/cpu_ldst.h' headerPhilippe Mathieu-Daudé
2023-08-24include/exec: Replace target_ulong with abi_ptr in cpu_[st|ld]*()Anton Johansson
2023-07-19target/riscv: Fix LMUL check to use VLENRob Bradford
2023-07-15accel/tcg: Return bool from page_check_rangeRichard Henderson
2023-07-10target/riscv: Add support for Zvfbfwma extensionWeiwei Li
2023-07-10target/riscv: Add support for Zvfbfmin extensionWeiwei Li
2023-06-13target/riscv/vector_helper.c: Remove the check for extra tail elementsXiao Wang
2023-06-13target/riscv/vector_helper.c: clean up reference of MTYPEXiao Wang
2023-06-13target/riscv: Fix pointer mask transformation for vector addressWeiwei Li
2023-06-13target/riscv/vector_helper.c: skip set tail when vta is zeroDaniel Henrique Barboza
2023-05-05target/riscv: Fix lines with over 80 charactersWeiwei Li
2023-05-05target/riscv: Fix format for commentsWeiwei Li
2023-05-05target/riscv: Fix format for indentationWeiwei Li
2023-03-01target/riscv/vector_helper.c: avoid env_archcpu() when reading RISCVCPUConfigDaniel Henrique Barboza
2023-03-01target/riscv/vector_helper.c: create vext_set_tail_elems_1s()Daniel Henrique Barboza
2023-02-23target/riscv: Fix vslide1up.vf and vslide1down.vfLIU Zhiwei
2022-12-14cleanup: Tweak and re-run return_directly.cocciMarkus Armbruster
2022-10-24treewide: Remove the unnecessary space before semicolonBin Meng
2022-09-27target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unorderedYang Liu
2022-09-27target/riscv: rvv-1.0: Simplify vfwredsum codeYang Liu
2022-09-07target/riscv: rvv: Add mask agnostic for vector permutation instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vector mask instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vector floating-point instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vector fix-point arithmetic instruct...Yueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vector integer comparison instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vector integer shift instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vx instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vector load / store instructionsYueh-Ting (eop) Chen
2022-09-07target/riscv: rvv: Add mask agnostic for vv instructionsYueh-Ting (eop) Chen
2022-06-10target/riscv: rvv: Add tail agnostic for vector permutation instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector mask instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector reduction instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector floating-point instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector fix-point arithmetic instruct...eopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector integer merge and move instru...eopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector integer comparison instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector integer shift instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vector load / store instructionseopXD
2022-06-10target/riscv: rvv: Add tail agnostic for vv instructionseopXD
2022-06-10target/riscv: rvv: Rename ambiguous eszeopXD
2022-06-10target/riscv: rvv: Prune redundant access_type parameter passedeopXD
2022-06-10target/riscv: rvv: Prune redundant ESZ, DSZ parameter passedeopXD
2022-04-22target/riscv: fix start byte for vmv<nf>r.v when vstart != 0Weiwei Li
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-03 12:33:03 +0000