aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/translate.c
AgeCommit message (Expand)Author
2021-06-24target/riscv: Use target_ulong for the DisasContext misaAlistair Francis
2021-06-08target/riscv: rvb: add/shift with prefix zero-extendKito Cheng
2021-06-08target/riscv: rvb: address calculationKito Cheng
2021-06-08target/riscv: rvb: generalized or-combineFrank Chang
2021-06-08target/riscv: rvb: generalized reverseFrank Chang
2021-06-08target/riscv: rvb: rotate (left/right)Kito Cheng
2021-06-08target/riscv: rvb: shift onesKito Cheng
2021-06-08target/riscv: rvb: single-bit instructionsFrank Chang
2021-06-08target/riscv: add gen_shifti() and gen_shiftiw() helper functionsFrank Chang
2021-06-08target/riscv: rvb: pack two words into one registerKito Cheng
2021-06-08target/riscv: rvb: count bits setFrank Chang
2021-06-08target/riscv: rvb: count leading/trailing zerosKito Cheng
2021-05-11target/riscv: Consolidate RV32/64 32-bit instructionsAlistair Francis
2021-05-11target/riscv: Remove an unused CASE_OP_32_64 macroAlistair Francis
2021-05-11target/riscv: Remove the hardcoded MSTATUS_SD macroAlistair Francis
2021-05-11target/riscv: Remove privilege v1.9 specific CSR related codeAtish Patra
2021-03-22target/riscv: Prevent lost illegal instruction exceptionsGeorg Kotheimer
2021-01-18riscv: Add semihosting supportKeith Packard
2020-11-09target/riscv: Remove the hyp load and store functionsAlistair Francis
2020-08-25target/riscv: Update the Hypervisor trap return/entryAlistair Francis
2020-08-21target/riscv: Check nanboxed inputs in trans_rvf.inc.cRichard Henderson
2020-08-21target/riscv: Generalize gen_nanbox_fpr to gen_nanbox_sRichard Henderson
2020-08-21meson: targetPaolo Bonzini
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini
2020-07-02target/riscv: add vector stride load and store instructionsLIU Zhiwei
2020-07-02target/riscv: add vector configure instructionLIU Zhiwei
2020-07-02target/riscv: add vector extension field in CPURISCVStateLIU Zhiwei
2020-06-19target/riscv: Move the hfence instructions to the rvh decodeAlistair Francis
2020-02-27target/riscv: Add the MSTATUS_MPV_ISSET helper macroAlistair Francis
2020-02-27target/riscv: Respect MPRV and SPRV for floating point opsAlistair Francis
2020-02-27target/riscv: Mark both sstatus and msstatus_hs as dirtyAlistair Francis
2020-02-27target/riscv: Print priv and virt in disas logAlistair Francis
2020-02-25target/riscv: progressively load the instruction during decodeAlex Bennée
2020-01-24Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-5.0-sf1' i...Peter Maydell
2020-01-16target/riscv: update mstatus.SD when FS is set dirtyShihPo Hung
2020-01-15tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé
2019-11-14remove unnecessary ifdef TARGET_RISCV64hiroyuki.obinata
2019-10-28target/riscv: fetch code with translator_ldEmilio G. Cota
2019-08-19target/riscv: Remove redundant declaration pragmasRichard Henderson
2019-06-25RISC-V: Add support for the Zifencei extensionPalmer Dabbelt
2019-05-24target/riscv: Split gen_arith_imm into functional and tempRichard Henderson
2019-05-24target/riscv: Split RVC32 and RVC64 insns into separate filesRichard Henderson
2019-05-24target/riscv: Merge argument decode for RVC shiftiRichard Henderson
2019-05-24target/riscv: Use --static-decode for decodetreeRichard Henderson
2019-05-24target/riscv: Name the argument sets for all of insn32 formatsRichard Henderson
2019-05-24RISC-V: fix single stepping over ret and other branching instructionsFabien Chouteau
2019-05-06decodetree: Add DisasContext argument to !function expandersRichard Henderson
2019-04-24tcg: Hoist max_insns computation to tb_gen_codeRichard Henderson
2019-03-22target/riscv: Zero extend the inputs of divuw and remuwPalmer Dabbelt
2019-03-13target/riscv: Remove decode_RV32_64G()Bastian Koppelmann
generated by cgit v1.2.3 (git 2.26.2) at 2025-01-03 10:00:09 +0000