aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/insn32.decode
AgeCommit message (Expand)Author
2021-06-08target/riscv: rvb: add/shift with prefix zero-extendKito Cheng
2021-06-08target/riscv: rvb: address calculationKito Cheng
2021-06-08target/riscv: rvb: generalized or-combineFrank Chang
2021-06-08target/riscv: rvb: generalized reverseFrank Chang
2021-06-08target/riscv: rvb: rotate (left/right)Kito Cheng
2021-06-08target/riscv: rvb: shift onesKito Cheng
2021-06-08target/riscv: rvb: single-bit instructionsFrank Chang
2021-06-08target/riscv: rvb: sign-extend instructionsKito Cheng
2021-06-08target/riscv: rvb: min/max instructionsKito Cheng
2021-06-08target/riscv: rvb: pack two words into one registerKito Cheng
2021-06-08target/riscv: rvb: logic-with-negateKito Cheng
2021-06-08target/riscv: rvb: count bits setFrank Chang
2021-06-08target/riscv: rvb: count leading/trailing zerosKito Cheng
2021-06-08target/riscv: reformat @sh format encoding for B-extensionKito Cheng
2021-05-11target/riscv: Fix the RV64H decode commentAlistair Francis
2021-05-11target/riscv: Consolidate RV32/64 32-bit instructionsAlistair Francis
2020-08-25target/riscv: Allow generating hlv/hlvx/hsv instructionsAlistair Francis
2020-07-02target/riscv: vector compress instructionLIU Zhiwei
2020-07-02target/riscv: vector register gather instructionLIU Zhiwei
2020-07-02target/riscv: vector slide instructionsLIU Zhiwei
2020-07-02target/riscv: floating-point scalar move instructionsLIU Zhiwei
2020-07-02target/riscv: integer scalar move instructionLIU Zhiwei
2020-07-02target/riscv: integer extract instructionLIU Zhiwei
2020-07-02target/riscv: vector element index instructionLIU Zhiwei
2020-07-02target/riscv: vector iota instructionLIU Zhiwei
2020-07-02target/riscv: set-X-first mask bitLIU Zhiwei
2020-07-02target/riscv: vmfirst find-first-set mask bitLIU Zhiwei
2020-07-02target/riscv: vector mask population count vmpopcLIU Zhiwei
2020-07-02target/riscv: vector mask-register logical instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point reduction instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point reduction instructionsLIU Zhiwei
2020-07-02target/riscv: vector wideing integer reduction instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width integer reduction instructionsLIU Zhiwei
2020-07-02target/riscv: narrowing floating-point/integer type-convert instructionsLIU Zhiwei
2020-07-02target/riscv: widening floating-point/integer type-convert instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point/integer type-convert instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point merge instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point classify instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point compare instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point sign-injection instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point min/max instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point square-root instructionLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point fused multiply-add instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point fused multiply-add instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point multiplyLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point multiply/divide instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point add/subtract instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point add/subtract instructionsLIU Zhiwei
2020-07-02target/riscv: vector narrowing fixed-point clip instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width scaling shift instructionsLIU Zhiwei
generated by cgit v1.2.3 (git 2.26.2) at 2025-01-23 00:42:12 +0000