index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
helper.h
Age
Commit message (
Expand
)
Author
2023-03-05
target/riscv: implement Zicbom extension
Christoph Muellner
2023-03-05
target/riscv: implement Zicboz extension
Christoph Muellner
2023-02-07
RISC-V: Adding XTheadSync ISA extension
Christoph Müllner
2023-01-20
target/riscv: Remove helper_set_rod_rounding_mode
Richard Henderson
2023-01-20
target/riscv: Introduce helper_set_rounding_mode_chkfrm
Richard Henderson
2023-01-06
target/riscv: Add itrigger support when icount is not enabled
LIU Zhiwei
2022-09-27
target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unordered
Yang Liu
2022-04-29
target/riscv: rvk: add support for zksed/zksh extension
Weiwei Li
2022-04-29
target/riscv: rvk: add support for zkne/zknd extension in RV64
Weiwei Li
2022-04-29
target/riscv: rvk: add support for zknd/zkne extension in RV32
Weiwei Li
2022-04-29
target/riscv: rvk: add support for zbkx extension
Weiwei Li
2022-04-29
target/riscv: rvk: add support for zbkb extension
Weiwei Li
2022-04-22
target/riscv: optimize helper for vmv<nr>r.v
Weiwei Li
2022-03-03
target/riscv: add support for zhinx/zhinxmin
Weiwei Li
2022-03-03
target/riscv: add support for zfinx
Weiwei Li
2022-01-21
target/riscv: Don't save pc when exception return
LIU Zhiwei
2022-01-08
target/riscv: helper functions to wrap calls to 128-bit csr insns
Frédéric Pétrot
2022-01-08
target/riscv: support for 128-bit M extension
Frédéric Pétrot
2021-12-20
target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to vmandn.mm and vmo...
Frank Chang
2021-12-20
target/riscv: rvv-1.0: add vector unit-stride mask load/store insns
Frank Chang
2021-12-20
target/riscv: rvv-1.0: floating-point reciprocal estimate instruction
Frank Chang
2021-12-20
target/riscv: rvv-1.0: floating-point reciprocal square-root estimate instruc...
Frank Chang
2021-12-20
target/riscv: rvv-1.0: implement vstart CSR
Frank Chang
2021-12-20
target/riscv: rvv-1.0: narrowing floating-point/integer type-convert
Frank Chang
2021-12-20
target/riscv: add "set round to odd" rounding mode helper function
Frank Chang
2021-12-20
target/riscv: rvv-1.0: widening floating-point/integer type-convert
Frank Chang
2021-12-20
target/riscv: rvv-1.0: remove vmford.vv and vmford.vf
Frank Chang
2021-12-20
target/riscv: rvv-1.0: remove widening saturating scaled multiply-add
Frank Chang
2021-12-20
target/riscv: rvv-1.0: narrowing fixed-point clip instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: floating-point slide instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: narrowing integer right shift instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: single-width averaging add and subtract instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: integer extension instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: register gather instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: find-first-set mask bit instruction
Frank Chang
2021-12-20
target/riscv: rvv-1.0: count population in mask instruction
Frank Chang
2021-12-20
target/riscv: rvv-1.0: load/store whole register instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: fault-only-first unit stride load
Frank Chang
2021-12-20
target/riscv: rvv-1.0: index load and store instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: stride load and store instructions
Frank Chang
2021-12-20
target/riscv: rvv-1.0: remove amo operations instructions
Frank Chang
2021-12-20
target/riscv: zfh: half-precision floating-point classify
Kito Cheng
2021-12-20
target/riscv: zfh: half-precision floating-point compare
Kito Cheng
2021-12-20
target/riscv: zfh: half-precision convert and move
Kito Cheng
2021-12-20
target/riscv: zfh: half-precision computational
Kito Cheng
2021-10-07
target/riscv: Add rev8 instruction, removing grev/grevi
Philipp Tomsich
2021-10-07
target/riscv: Add orc.b instruction for Zbb, removing gorc/gorci
Philipp Tomsich
2021-10-07
target/riscv: Add instructions of the Zbc-extension
Philipp Tomsich
2021-09-01
target/riscv: Reorg csr instructions
Richard Henderson
2021-06-08
target/riscv: rvb: generalized or-combine
Frank Chang
[next]