aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/fpu_helper.c
AgeCommit message (Expand)Author
2023-01-20target/riscv: Remove helper_set_rod_rounding_modeRichard Henderson
2023-01-20target/riscv: Introduce helper_set_rounding_mode_chkfrmRichard Henderson
2022-03-03target/riscv: add support for zhinx/zhinxminWeiwei Li
2022-03-03target/riscv: add support for zfinxWeiwei Li
2021-12-20target/riscv: add "set round to odd" rounding mode helper functionFrank Chang
2021-12-20target/riscv: introduce floating-point rounding mode enumFrank Chang
2021-12-20target/riscv: zfh: half-precision floating-point classifyKito Cheng
2021-12-20target/riscv: zfh: half-precision floating-point compareKito Cheng
2021-12-20target/riscv: zfh: half-precision convert and moveKito Cheng
2021-12-20target/riscv: zfh: half-precision computationalKito Cheng
2021-10-29target/riscv: change the api for RVF/RVD fmin/fmaxChih-Min Chao
2021-05-11target/riscv: Consolidate RV32/64 32-bit instructionsAlistair Francis
2020-12-17target/riscv: fpu_helper: Match function defs in HELPER macrosAlistair Francis
2020-08-21target/riscv: Check nanboxed inputs to fp helpersRichard Henderson
2020-08-21target/riscv: Generate nanboxed results from fp helpersRichard Henderson
2020-07-02target/riscv: vector floating-point classify instructionsLIU Zhiwei
2019-08-19target/riscv: rationalise softfloat includesAlex Bennée
2019-02-11RISC-V: Use riscv prefix consistently on cpu helpersMichael Clark
2018-12-20Clean up includesMarkus Armbruster
2018-05-17target/riscv: Remove floatX_maybe_silence_nan from conversionsRichard Henderson
2018-03-07RISC-V FPU SupportMichael Clark