index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
cpu.c
Age
Commit message (
Expand
)
Author
2023-10-12
target/riscv/cpu.c: limit cfg->vext_spec log message
Daniel Henrique Barboza
2023-10-12
target/riscv/cpu.c: add riscv_cpu_add_kvm_unavail_prop_array()
Daniel Henrique Barboza
2023-10-12
target/riscv/cpu.c: add riscv_cpu_add_qdev_prop_array()
Daniel Henrique Barboza
2023-10-12
target/riscv/cpu.c: split vendor exts from riscv_cpu_extensions[]
Daniel Henrique Barboza
2023-10-12
target/riscv/cpu.c: split non-ratified exts from riscv_cpu_extensions[]
Daniel Henrique Barboza
2023-10-12
target/riscv: add DEFINE_PROP_END_OF_LIST() to riscv_cpu_options[]
Daniel Henrique Barboza
2023-10-12
target/riscv/cpu.c: split kvm prop handling to its own helper
Daniel Henrique Barboza
2023-10-12
target/riscv/cpu.c: skip 'bool' check when filtering KVM props
Daniel Henrique Barboza
2023-10-12
target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
Daniel Henrique Barboza
2023-10-11
hw/core/cpu: Return static value with gdb_arch_name()
Akihiko Odaki
2023-10-04
accel/tcg: Remove cpu_set_cpustate_pointers
Richard Henderson
2023-10-03
target/*: Add instance_align to all cpu base classes
Richard Henderson
2023-09-29
target/riscv: cpu: Fixup local variables shadowing
Alistair Francis
2023-09-11
target/riscv: Allocate itrigger timers only once
Akihiko Odaki
2023-09-11
riscv: zicond: make non-experimental
Vineet Gupta
2023-09-11
target/riscv: fix satp_mode_finalize() when satp_mode.supported = 0
Daniel Henrique Barboza
2023-09-11
target/riscv: Update CSR bits name for svadu extension
Weiwei Li
2023-09-11
target/riscv: Add Zihintntl extension ISA string to DTS
Jason Chien
2023-09-11
target/riscv: Add Zvksed ISA extension support
Max Chou
2023-09-11
target/riscv: Add Zvkg ISA extension support
Nazar Kazakov
2023-09-11
target/riscv: Add Zvksh ISA extension support
Lawrence Hunter
2023-09-11
target/riscv: Add Zvknh ISA extension support
Kiran Ostrolenk
2023-09-11
target/riscv: Add Zvkned ISA extension support
Nazar Kazakov
2023-09-11
target/riscv: Add Zvbb ISA extension support
Dickon Hood
2023-09-11
target/riscv: Add Zvbc ISA extension support
Lawrence Hunter
2023-09-11
target/riscv/cpu.c: add smepmp isa string
Daniel Henrique Barboza
2023-09-11
target/riscv/cpu.c: add zmmul isa string
Daniel Henrique Barboza
2023-09-11
target/riscv/cpu.c: do not run 'host' CPU with TCG
Daniel Henrique Barboza
2023-07-19
target/riscv/cpu.c: check priv_ver before auto-enable zca/zcd/zcf
Daniel Henrique Barboza
2023-07-10
riscv: Add support for the Zfa extension
Christoph Müllner
2023-07-10
target/riscv/cpu.c: create KVM mock properties
Daniel Henrique Barboza
2023-07-10
target/riscv/cpu.c: remove priv_ver check from riscv_isa_string_ext()
Daniel Henrique Barboza
2023-07-10
target/riscv/cpu.c: add satp_mode properties earlier
Daniel Henrique Barboza
2023-07-10
target/riscv/kvm.c: add multi-letter extension KVM properties
Daniel Henrique Barboza
2023-07-10
target/riscv: add KVM specific MISA properties
Daniel Henrique Barboza
2023-07-10
target/riscv/cpu: add misa_ext_info_arr[]
Daniel Henrique Barboza
2023-07-10
target/riscv: use KVM scratch CPUs to init KVM properties
Daniel Henrique Barboza
2023-07-10
target/riscv/cpu.c: restrict 'marchid' value
Daniel Henrique Barboza
2023-07-10
target/riscv/cpu.c: restrict 'mimpid' value
Daniel Henrique Barboza
2023-07-10
target/riscv/cpu.c: restrict 'mvendorid' value
Daniel Henrique Barboza
2023-07-10
target/riscv: skip features setup for KVM CPUs
Daniel Henrique Barboza
2023-07-10
target/riscv: Expose properties for BF16 extensions
Weiwei Li
2023-07-10
target/riscv: Add properties for BF16 extensions
Weiwei Li
2023-07-10
target/riscv: Add RVV registers to log
Ivan Klokov
2023-07-10
target/riscv/cpu.c: fix veyron-v1 CPU properties
Daniel Henrique Barboza
2023-07-10
target/riscv: Use xl instead of mxl for disassemble
LIU Zhiwei
2023-06-28
target/riscv: Restrict KVM-specific fields from ArchCPU
Philippe Mathieu-Daudé
2023-06-13
target/riscv: Enable PC-relative translation
Weiwei Li
2023-06-13
target/riscv: Pass RISCVCPUConfig as target_info to disassemble_info
Weiwei Li
2023-06-13
target/riscv: smstateen knobs
Mayuresh Chitale
[prev]
[next]