aboutsummaryrefslogtreecommitdiff
path: root/target/ppc
AgeCommit message (Expand)Author
2017-02-22target-ppc: implement store atomic instructionBalamuruhan S
2017-02-22target-ppc: implement load atomic instructionBalamuruhan S
2017-02-22target-ppc: Add xsmaxjdp and xsminjdp instructionsBharata B Rao
2017-02-22target-ppc: Add xsmaxcdp and xsmincdp instructionsBharata B Rao
2017-02-22ppc: implement xssubqp instructionJose Ricardo Ziviani
2017-02-22ppc: implement xssqrtqp instructionJose Ricardo Ziviani
2017-02-22ppc: implement xsrqpxp instructionJose Ricardo Ziviani
2017-02-22ppc: implement xsrqpi[x] instructionJose Ricardo Ziviani
2017-02-02ppc/kvm: Handle the "family" CPU via alias instead of registering new typesThomas Huth
2017-02-02target/ppc/mmu_hash64: Fix incorrect shift value in amr calculationSuraj Jitindar Singh
2017-02-02target/ppc/mmu_hash64: Fix printing unsigned as signed intSuraj Jitindar Singh
2017-02-02tcg/POWER9: NOOP the cp_abort instructionSuraj Jitindar Singh
2017-02-02target/ppc/debug: Print LPCR register value if register existsSuraj Jitindar Singh
2017-02-02target-ppc: Add xststdc[sp, dp, qp] instructionsNikunj A Dadhania
2017-02-02target-ppc: Add xvtstdc[sp,dp] instructionsNikunj A Dadhania
2017-01-31target/ppc/cpu-models: Fix/remove bad CPU aliasesThomas Huth
2017-01-31target/ppc: Remove unused POWERPC_FAMILY(POWER)Thomas Huth
2017-01-31spapr: clock should count only if vm is runningLaurent Vivier
2017-01-31target/ppc: Add pcr_supported to POWER9 cpu class definitionSuraj Jitindar Singh
2017-01-31powerpc/cpu-models: rename ISAv3.00 logical PVR definitionSuraj Jitindar Singh
2017-01-31target-ppc: Add xvcv[hpsp, sphp] instructionsNikunj A Dadhania
2017-01-31target-ppc: Add xsmulqp instructionBharata B Rao
2017-01-31target-ppc: Add xsdivqp instructionBharata B Rao
2017-01-31target-ppc: Add xscvsdqp and xscvudqp instructionsBharata B Rao
2017-01-31target-ppc: Use ppc_vsr_t.f128 in xscmp[o,u,exp]qpBharata B Rao
2017-01-31ppc: Implement bcdutrunc. instructionJose Ricardo Ziviani
2017-01-31ppc: Implement bcdtrunc. instructionJose Ricardo Ziviani
2017-01-31target-ppc: Add xscvqps[d,w]z instructionsBharata B Rao
2017-01-31target-ppc: Add xvxsigdp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xvxsigsp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xvxexpdp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xvxexpsp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xviexpdp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xviexpsp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xsiexpqp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xsiexpdp instructionNikunj A Dadhania
2017-01-31ppc: Implement bcdsr. instructionJose Ricardo Ziviani
2017-01-31ppc: Implement bcdus. instructionJose Ricardo Ziviani
2017-01-31ppc: Implement bcds. instructionJose Ricardo Ziviani
2017-01-31target-ppc: xscvqpdp zero VSRNikunj A Dadhania
2017-01-31ppc: Fix a warning in bcdcfz code and improve BCD_DIG_BYTE macroJose Ricardo Ziviani
2017-01-31target-ppc: Add xscvqpdp instructionBharata B Rao
2017-01-31target-ppc: Add xscvdpqp instructionBharata B Rao
2017-01-31target-ppc: Add xsaddqp instructionsBharata B Rao
2017-01-31ppc: Add ppc_set_compat_all()David Gibson
2017-01-31target-ppc: Add xsxsigqp instructionsNikunj A Dadhania
2017-01-31target-ppc: Add xsxsigdp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xsxexpqp instructionNikunj A Dadhania
2017-01-31target-ppc: Add xsxexpdp instructionNikunj A Dadhania
2017-01-31target-ppc: Use correct precision for FPRF settingBharata B Rao
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-19 15:04:17 +0000