aboutsummaryrefslogtreecommitdiff
path: root/target/ppc/translate
AgeCommit message (Expand)Author
2022-03-02target/ppc: Implement Vector Compare Equal QuadwordMatheus Ferst
2022-03-02target/ppc: Move Vector Compare Not Equal or Zero to decodetreeMatheus Ferst
2022-03-02target/ppc: Move Vector Compare Equal/Not Equal/Greater Than to decodetreeMatheus Ferst
2022-03-02target/ppc: Implement vextsd2qLucas Coutinho
2022-03-02target/ppc: Move vexts[bhw]2[wd] to decodetreeLucas Coutinho
2022-03-02target/ppc: Implement vmsumudm instructionVíctor Colombo
2022-03-02target/ppc: Implement vmsumcud instructionVíctor Colombo
2022-03-02target/ppc: vmulh* instructions without helpersLucas Mateus Castro (alqotel)
2022-03-02target/ppc: Moved vector multiply high and low to decodetreeLucas Mateus Castro (alqotel)
2022-03-02target/ppc: moved vector even and odd multiplication to decodetreeLucas Mateus Castro (alqotel)
2022-03-02target/ppc: Introduce TRANS*FLAGS macrosLuis Pires
2022-02-09target/ppc: Change VSX instructions behavior to fill with zerosVíctor Colombo
2022-02-09target/ppc: Remove PowerPC 601 CPUsCédric Le Goater
2022-01-08exec/memop: Adding signedness to quad definitionsFrédéric Pétrot
2021-12-17PPC64/TCG: Implement 'rfebb' instructionDaniel Henrique Barboza
2021-12-17target/ppc: move xscvqpdp to decodetreeMatheus Ferst
2021-12-17target/ppc: fix xscvqpdp register accessMatheus Ferst
2021-12-17target/ppc: Move xs{max,min}[cj]dp to decodetreeVictor Colombo
2021-12-17target/ppc: Fix xs{max, min}[cj]dp to use VSX registersVictor Colombo
2021-12-17target/ppc: Add helper for frsqrtesRichard Henderson
2021-12-17target/ppc: Add helper for fmulsRichard Henderson
2021-12-17target/ppc: Add helpers for fadds, fsubs, fdivsRichard Henderson
2021-12-17target/ppc: Add helper for fsqrtsRichard Henderson
2021-12-17target/ppc: Add helpers for fmadds et alRichard Henderson
2021-12-17target/ppc: Move float_check_status from FPU_FCTI to translateRichard Henderson
2021-12-17target/ppc: Implement Vector Mask Move insnsMatheus Ferst
2021-12-17target/ppc: Implement Vector Extract MaskMatheus Ferst
2021-12-17target/ppc: Implement Vector Expand MaskMatheus Ferst
2021-12-17target/ppc: Fixed call to deferred exceptionLucas Mateus Castro (alqotel)
2021-11-10target/ppc: Fix register update on lf[sd]u[x]/stf[sd]u[x]Matheus Ferst
2021-11-09target/ppc: cntlzdm/cnttzdm implementation without brcondMatheus Ferst
2021-11-09target/ppc: Implement lxvkq instructionMatheus Ferst
2021-11-09target/ppc: Implement xxblendvb/xxblendvh/xxblendvw/xxblendvd instructionsMatheus Ferst
2021-11-09target/ppc: implemented XXSPLTIDP instructionBruno Larsen (billionai)
2021-11-09target/ppc: Implemented XXSPLTIW using decodetreeBruno Larsen (billionai)
2021-11-09target/ppc: implemented XXSPLTI32DXBruno Larsen (billionai)
2021-11-09target/ppc: moved XXSPLTIB to using decodetreeBruno Larsen (billionai)
2021-11-09target/ppc: moved XXSPLTW to using decodetreeBruno Larsen (billionai)
2021-11-09target/ppc: added the instructions PLXVP and PSTXVPLucas Mateus Castro (alqotel)
2021-11-09target/ppc: added the instructions PLXV and PSTXVLucas Mateus Castro (alqotel)
2021-11-09target/ppc: added the instructions LXVPX and STXVPXLucas Mateus Castro (alqotel)
2021-11-09target/ppc: added the instructions LXVP and STXVPLucas Mateus Castro (alqotel)
2021-11-09target/ppc: moved stxvx and lxvx from legacy to decodtreeLucas Mateus Castro (alqotel)
2021-11-09target/ppc: moved stxv and lxv from legacy to decodtreeLucas Mateus Castro (alqotel)
2021-11-09target/ppc: receive high/low as argument in get/set_cpu_vsrMatheus Ferst
2021-11-09target/ppc: Implement Vector Extract Double to VSR using GPR index insnsMatheus Ferst
2021-11-09target/ppc: Move vinsertb/vinserth/vinsertw/vinsertd to decodetreeMatheus Ferst
2021-11-09target/ppc: Implement Vector Insert from VSR using GPR index insnsMatheus Ferst
2021-11-09target/ppc: Implement Vector Insert Word from GPR using Immediate insnsMatheus Ferst
2021-11-09target/ppc: Implement Vector Insert from GPR using GPR index insnsMatheus Ferst
generated by cgit v1.2.3 (git 2.26.2) at 2025-03-03 22:12:55 +0000