aboutsummaryrefslogtreecommitdiff
path: root/target/ppc/helper.h
AgeCommit message (Expand)Author
2021-05-19target/ppc: Mark helper_raise_exception* as noreturnRichard Henderson
2021-05-04target/ppc: Create helper_scvRichard Henderson
2020-08-12target/ppc: add vmulh{su}d instructionsLijun Pan
2020-08-12target/ppc: add vmulh{su}w instructionsLijun Pan
2020-08-12target/ppc: convert vmuluwm to tcg_gen_gvec_mulLijun Pan
2020-06-02target/ppc: Use tcg_gen_gvec_rotlvRichard Henderson
2020-05-27target/ppc: Add support for scv and rfscv instructionsNicholas Piggin
2020-03-24target/ppc: Fix ISA v3.0 (POWER9) slbia implementationNicholas Piggin
2020-02-02target/ppc: Add privileged message send facilitiesCédric Le Goater
2019-12-17target/ppc: Add SPR TBU40Suraj Jitindar Singh
2019-12-17target/ppc: Work [S]PURR implementation and add HV supportSuraj Jitindar Singh
2019-12-17target/ppc: Implement the VTB for HV accessSuraj Jitindar Singh
2019-10-04target/ppc: update {get,set}_dfp{64,128}() helper functions to read/write DFP...Mark Cave-Ayland
2019-08-21target/ppc: Optimize emulation of vclzw instructionStefan Brankovic
2019-08-21target/ppc: Optimize emulation of vclzd instructionStefan Brankovic
2019-08-21target/ppc: Optimize emulation of vgbbd instructionStefan Brankovic
2019-08-21target/ppc: Optimize emulation of vsl and vsr instructionsStefan Brankovic
2019-08-21target/ppc: Optimize emulation of lvsl and lvsr instructionsStefan Brankovic
2019-07-02target/ppc: improve VSX_FMADD with new GEN_VSX_HELPER_VSX_MADD macroMark Cave-Ayland
2019-07-02target/ppc: decode target register in VSX_EXTRACT_INSERT at translation timeMark Cave-Ayland
2019-07-02target/ppc: decode target register in VSX_VECTOR_LOAD_STORE_LENGTH at transla...Mark Cave-Ayland
2019-07-02target/ppc: introduce GEN_VSX_HELPER_R2_AB macro to fpu_helper.cMark Cave-Ayland
2019-07-02target/ppc: introduce GEN_VSX_HELPER_R2 macro to fpu_helper.cMark Cave-Ayland
2019-07-02target/ppc: introduce GEN_VSX_HELPER_R3 macro to fpu_helper.cMark Cave-Ayland
2019-07-02target/ppc: introduce GEN_VSX_HELPER_X1 macro to fpu_helper.cMark Cave-Ayland
2019-07-02target/ppc: introduce GEN_VSX_HELPER_X2_AB macro to fpu_helper.cMark Cave-Ayland
2019-07-02target/ppc: introduce GEN_VSX_HELPER_X2 macro to fpu_helper.cMark Cave-Ayland
2019-07-02target/ppc: introduce separate generator and helper for xscvqpdpMark Cave-Ayland
2019-07-02target/ppc: introduce GEN_VSX_HELPER_X3 macro to fpu_helper.cMark Cave-Ayland
2019-07-02target/ppc: introduce separate VSX_CMP macro for xvcmp* instructionsMark Cave-Ayland
2019-05-29target/ppc: Use vector variable shifts for VSL, VSR, VSRARichard Henderson
2019-02-26target/ppc: Flush the TLB locally when the LPIDR is writtenBenjamin Herrenschmidt
2019-02-18target/ppc: convert vmin* and vmax* to vector operationsRichard Henderson
2019-02-18target/ppc: convert vadd*s and vsub*s to vector operationsRichard Henderson
2019-02-18target/ppc: Add helper_mfvscrRichard Henderson
2019-02-18target/ppc: Pass integer to helper_mtvscrRichard Henderson
2019-02-18target/ppc: convert vsplt[bhw] to use vector operationsRichard Henderson
2019-02-18target/ppc: convert vspltis[bhw] to use vector operationsRichard Henderson
2019-02-18target/ppc: convert vaddu[b,h,w,d] and vsubu[b,h,w,d] over to use vector oper...Mark Cave-Ayland
2018-11-08target/ppc: add external PID supportRoman Kapl
2018-10-18target/ppc: Convert to HAVE_CMPXCHG128 and HAVE_ATOMIC128Richard Henderson
2018-08-21target/ppc: Use non-arithmetic conversions for fp load/storeRichard Henderson
2018-08-21target/ppc: Tidy helper_fsqrtRichard Henderson
2018-08-21target/ppc: Tidy helper_fadd, helper_fsubRichard Henderson
2018-08-21target/ppc: Tidy helper_fmulRichard Henderson
2018-08-21target/ppc: Honor fpscr_ze semantics and tidy fdivRichard Henderson
2018-07-03target/ppc: Use atomic cmpxchg for STQCXRichard Henderson
2018-07-03target/ppc: Use atomic store for STQRichard Henderson
2018-07-03target/ppc: Use atomic load for LQ and LQARXRichard Henderson
2018-06-12target/ppc: Allow privileged access to SPR_PCRJoel Stanley