aboutsummaryrefslogtreecommitdiff
path: root/target/openrisc
AgeCommit message (Expand)Author
2018-06-04Merge remote-tracking branch 'remotes/rth/tags/tcg-next-pull-request' into st...Peter Maydell
2018-06-01tcg: Pass tb and index to tcg_gen_exit_tb separatelyRichard Henderson
2018-06-01target: Do not include "exec/exec-all.h" if it is not necessaryPhilippe Mathieu-Daudé
2018-05-14target/openrisc: Merge disas_openrisc_insnRichard Henderson
2018-05-14target/openrisc: Convert dec_floatRichard Henderson
2018-05-14target/openrisc: Convert dec_compiRichard Henderson
2018-05-14target/openrisc: Convert dec_compRichard Henderson
2018-05-14target/openrisc: Convert dec_MRichard Henderson
2018-05-14target/openrisc: Convert dec_logicRichard Henderson
2018-05-14target/openrisc: Convert dec_macRichard Henderson
2018-05-14target/openrisc: Convert dec_calcRichard Henderson
2018-05-14target/openrisc: Convert remainder of dec_misc insnsRichard Henderson
2018-05-14target/openrisc: Convert memory insnsRichard Henderson
2018-05-14target/openrisc: Convert branch insnsRichard Henderson
2018-05-14target/openrisc: Start conversion to decodetree.pyRichard Henderson
2018-05-14target-openrisc: Write back result before FPE exceptionRichard Henderson
2018-05-09target/openrisc: convert to TranslatorOpsEmilio G. Cota
2018-05-09target/openrisc: convert to DisasContextBaseEmilio G. Cota
2018-04-11icount: fix cpu_restore_state_from_tb for non-tb-exit casesPavel Dovgalyuk
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier
2017-12-27target/*helper: don't check retaddr before calling cpu_restore_stateAlex Bennée
2017-12-18misc: remove duplicated includesPhilippe Mathieu-Daudé
2017-10-30Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell
2017-10-27openrisc: cleanup cpu type name compositionIgor Mammedov
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell
2017-10-25disas: Remove unused flags argumentsRichard Henderson
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson
2017-10-21openrisc/cputimer: Perparation for MulticoreStafford Horne
2017-10-21target/openrisc: Make coreid and numcores variableStafford Horne
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé
2017-09-06target: [tcg] Use a generic enum for DISAS_ valuesLluís Vilanova
2017-09-01openrisc: replace cpu_openrisc_init() with cpu_generic_init()Igor Mammedov
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova
2017-05-04target/openrisc: Support non-busy idle state using PMR SPRStafford Horne
2017-05-04target/openrisc: Remove duplicate features propertyStafford Horne
2017-05-04target/openrisc: Implement full vmstate serializationStafford Horne
2017-05-04target/openrisc: implement shadow registersStafford Horne
2017-05-04target/openrisc: add numcores and coreid supportStafford Horne
2017-05-04target/openrisc: Fixes for memory debuggingStafford Horne
2017-04-21target/openrisc: Implement EPH bitTim 'mithro' Ansell
2017-04-21target/openrisc: Implement EVBAR registerTim 'mithro' Ansell
2017-02-14target/openrisc: Optimize for r0 being zeroRichard Henderson
2017-02-14target/openrisc: Tidy handling of delayed branchesRichard Henderson
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-15 12:40:49 +0000