aboutsummaryrefslogtreecommitdiff
path: root/target/openrisc
AgeCommit message (Expand)Author
2023-03-07gdbstub: move register helpers into standalone includeAlex Bennée
2023-03-05target/openrisc: Drop tcg_temp_freeRichard Henderson
2023-03-01accel/tcg: Pass max_insn to gen_intermediate_code by pointerRichard Henderson
2023-03-01target/openrisc: Replace `tb_pc()` with `tb->pc`Anton Johansson
2023-02-27target/cpu: Restrict cpu_get_phys_page_debug() handlers to sysemuPhilippe Mathieu-Daudé
2022-12-16target/openrisc: Convert to 3-phase resetPeter Maydell
2022-11-01accel/tcg: Remove will_exit argument from cpu_restore_stateRichard Henderson
2022-11-01target/openrisc: Use cpu_unwind_state_data for mfsprRichard Henderson
2022-11-01target/openrisc: Always exit after mtspr npcRichard Henderson
2022-10-26target/openrisc: Convert to tcg_ops restore_state_to_opcRichard Henderson
2022-10-04accel/tcg: Introduce tb_pc and log_pcRichard Henderson
2022-10-04hw/core: Add CPUClass.get_pcRichard Henderson
2022-09-06accel/tcg: Add pc and host_pc params to gen_intermediate_codeRichard Henderson
2022-09-04target/openrisc: Interrupt handling fixesStafford Horne
2022-09-04target/openrisc: Enable MTTCGStafford Horne
2022-09-04target/openrisc: Add interrupted CPU to logStafford Horne
2022-09-04target/openrisc: Fix memory reading in debuggerStafford Horne
2022-05-15Merge tag 'or1k-pull-request-20220515' of https://github.com/stffrdhrn/qemu i...Richard Henderson
2022-05-15target/openrisc: Do not reset delay slot flag on early tb exitStafford Horne
2022-05-11Normalize header guard symbol definitionMarkus Armbruster
2022-04-21compiler.h: replace QEMU_NORETURN with G_NORETURNMarc-André Lureau
2022-04-20exec/translator: Pass the locked filepointer to disas_log hookRichard Henderson
2022-04-06Move CPU softfloat unions to cpu-float.hMarc-André Lureau
2022-03-06target: Use ArchCPU as interface to target CPUPhilippe Mathieu-Daudé
2022-03-06target: Introduce and use OBJECT_DECLARE_CPU_TYPE() macroPhilippe Mathieu-Daudé
2022-03-06target: Use CPUArchState as interface to target-specific CPU statePhilippe Mathieu-Daudé
2022-03-06target: Use forward declared type instead of structure typePhilippe Mathieu-Daudé
2022-02-21exec/exec-all: Move 'qemu/log.h' include in units requiring itPhilippe Mathieu-Daudé
2022-01-28Remove unnecessary minimum_version_id_old fieldsPeter Maydell
2021-11-02target/openrisc: Make openrisc_cpu_tlb_fill sysemu onlyRichard Henderson
2021-10-15target/openrisc: Drop checks for singlestep_enabledRichard Henderson
2021-09-21include/exec: Move cpu_signal_handler declarationRichard Henderson
2021-09-14target/openrisc: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé
2021-09-14accel/tcg: Add DisasContextBase argument to translator_ld*Ilya Leoshkevich
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson
2021-07-13target/openrisc: Use dc->zero in gen_add, gen_addcRichard Henderson
2021-07-13target/openrisc: Cache constant 0 in DisasContextRichard Henderson
2021-07-13target/openrisc: Use tcg_constant_tl for dc->R0Richard Henderson
2021-07-13target/openrisc: Use tcg_constant_*Richard Henderson
2021-07-12Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210710' into...Peter Maydell
2021-07-09target/openrisc: Use translator_use_goto_tbRichard Henderson
2021-07-09tcg: Avoid including 'trace-tcg.h' in target translate.cPhilippe Mathieu-Daudé
2021-07-09meson: Introduce target-specific KconfigPhilippe Mathieu-Daudé
2021-05-26hw/core: Constify TCGCPUOpsRichard Henderson
2021-05-26cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé
2021-05-02Do not include sysemu/sysemu.h if it's not really necessaryThomas Huth
2021-04-01target/openrisc: fix icount handling for timer instructionsPavel Dovgalyuk
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana
2021-02-05cpu: move cc->do_interrupt to tcg_opsClaudio Fontana
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-02 01:24:28 +0000