aboutsummaryrefslogtreecommitdiff
path: root/target/openrisc/cpu.c
AgeCommit message (Expand)Author
2020-03-17cpu: Use DeviceClass reset instead of a special CPUClass resetPeter Maydell
2020-01-24cpu: Use cpu_class_set_parent_reset()Greg Kurz
2019-09-04target/openrisc: Update cpu "any" to v1.3Richard Henderson
2019-09-04target/openrisc: Implement move to/from FPCSRRichard Henderson
2019-09-04target/openrisc: Add support for ORFPX64A32Richard Henderson
2019-09-04target/openrisc: Check CPUCFG_OF32S for float insnsRichard Henderson
2019-09-04target/openrisc: Add VR2 and AVR special processor registersRichard Henderson
2019-09-04target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu initRichard Henderson
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster
2019-06-10cpu: Introduce cpu_set_cpustate_pointersRichard Henderson
2019-05-10target/openrisc: Convert to CPUClass::tlb_fillRichard Henderson
2019-04-18target: Simplify how the TARGET_cpu_list() printMarkus Armbruster
2019-01-30target/openrisc: Fix LGPL version numberThomas Huth
2018-07-03linux-user: Implement signals for openriscRichard Henderson
2018-07-03target/openrisc: Increase the TLB sizeRichard Henderson
2018-07-03target/openrisc: Remove indirect function calls for mmuRichard Henderson
2018-07-03target/openrisc: Add print_insn_or1kRichard Henderson
2018-06-01target: Do not include "exec/exec-all.h" if it is not necessaryPhilippe Mathieu-Daudé
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé
2017-10-27openrisc: cleanup cpu type name compositionIgor Mammedov
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson
2017-10-21openrisc/cputimer: Perparation for MulticoreStafford Horne
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé
2017-09-01openrisc: replace cpu_openrisc_init() with cpu_generic_init()Igor Mammedov
2017-05-04target/openrisc: Support non-busy idle state using PMR SPRStafford Horne
2017-05-04target/openrisc: Remove duplicate features propertyStafford Horne
2017-05-04target/openrisc: implement shadow registersStafford Horne
2017-04-21target/openrisc: Implement EVBAR registerTim 'mithro' Ansell
2017-02-14target/openrisc: Implement lwa, swaRichard Henderson
2017-01-13qom/cpu: move tlb_flush to cpu_common_resetAlex Bennée
2016-12-20Move target-* CPU file into a target/ folderThomas Huth