aboutsummaryrefslogtreecommitdiff
path: root/target/mips
AgeCommit message (Expand)Author
2019-05-28Merge remote-tracking branch 'remotes/stsquad/tags/pull-testing-next-280519-2...Peter Maydell
2019-05-28target/mips: convert UHI_plog to use common semihosting codeAlex Bennée
2019-05-28target/mips: only build mips-semi for softmmuAlex Bennée
2019-05-28semihosting: move semihosting configuration into its own directoryAlex Bennée
2019-05-26target/mips: realign comments to fix checkpatch warningsJules Irenge
2019-05-26target/mips: add or remove space to fix checkpatch errorsJules Irenge
2019-05-26mips: Decide to map PAGE_EXEC in map_addressJakub Jermář
2019-05-26target/mips: Refactor and fix INSERT.<B|H|W|D> instructionsMateja Marjanovic
2019-05-26target/mips: Refactor and fix COPY_U.<B|H|W> instructionsMateja Marjanovic
2019-05-26target/mips: Refactor and fix COPY_S.<B|H|W|D> instructionsMateja Marjanovic
2019-05-26target/mips: Fix MSA instructions ST.<B|H|W|D> on big endian hostMateja Marjanovic
2019-05-26target/mips: Fix MSA instructions LD.<B|H|W|D> on big endian hostMateja Marjanovic
2019-05-26target/mips: Make the results of MOD_<U|S>.<B|H|W|D> the same as on hardwareMateja Marjanovic
2019-05-26target/mips: Make the results of DIV_<U|S>.<B|H|W|D> the same as on hardwareMateja Marjanovic
2019-05-10tcg: Use CPUClass::tlb_fill in cputlb.cRichard Henderson
2019-05-10target/mips: Convert to CPUClass::tlb_fillRichard Henderson
2019-05-10target/mips: Tidy control flow in mips_cpu_handle_mmu_faultRichard Henderson
2019-05-10target/mips: Pass a valid error to raise_mmu_exception for user-onlyRichard Henderson
2019-04-24tcg: Hoist max_insns computation to tb_gen_codeRichard Henderson
2019-04-18qom/cpu: Simplify how CPUClass:cpu_dump_state() printsMarkus Armbruster
2019-04-18target: Simplify how the TARGET_cpu_list() printMarkus Armbruster
2019-03-22trace-events: Shorten file names in commentsMarkus Armbruster
2019-02-27target/mips: Preparing for adding MMI instructionsMateja Marjanovic
2019-02-21target/mips: implement QMP query-cpu-definitions commandPavel Dovgalyuk
2019-02-14target/mips: introduce MTTCG-enabled buildsAleksandar Markovic
2019-02-14target/mips: hold BQL in mips_vpe_wake()Goran Ferenc
2019-02-14hw/mips_int: hold BQL for all interrupt requestsAleksandar Markovic
2019-02-14target/mips: reimplement SC instruction emulation and use cmpxchgLeon Alrae
2019-02-14target/mips: compare virtual addresses in LL/SC sequenceLeon Alrae
2019-01-24target/mips: Add I6500 core configurationYongbok Kim
2019-01-24target/mips: nanoMIPS: Fix branch handlingStefan Markovic
2019-01-24target/mips: Extend gen_scwp() functionality to support EVAAleksandar Markovic
2019-01-24target/mips: Correct the second argument type of cpu_supports_isa()Aleksandar Markovic
2019-01-24target/mips: nanoMIPS: Rename macros for extracting 3-bit-coded GPR numbersAleksandar Markovic
2019-01-24target/mips: nanoMIPS: Remove an unused macroAleksandar Markovic
2019-01-24target/mips: nanoMIPS: Remove duplicate macro definitionsAleksandar Markovic
2019-01-18target/mips: Introduce 32 R5900 multimedia registersFredrik Noring
2019-01-18target/mips: Rename 'rn' to 'register_name'Aleksandar Markovic
2019-01-18target/mips: Add CP0 register MemoryMapIDAleksandar Markovic
2019-01-18target/mips: Amend preprocessor constants for CP0 registersAleksandar Markovic
2019-01-18target/mips: Update ITU to utilize SAARI and SAAR CP0 registersYongbok Kim
2019-01-18target/mips: Provide R/W access to SAARI and SAAR CP0 registersYongbok Kim
2019-01-18target/mips: Add fields for SAARI and SAAR CP0 registersYongbok Kim
2019-01-18target/mips: Use preprocessor constants for 32 major CP0 registersAleksandar Markovic
2019-01-18target/mips: Add preprocessor constants for 32 major CP0 registersAleksandar Markovic
2019-01-18target/mips: Move comment containing summary of CP0 registersAleksandar Markovic
2019-01-11avoid TABs in files that only contain a fewPaolo Bonzini
2019-01-03target/mips: Support R5900 three-operand MADD1 and MADDU1 instructionsFredrik Noring
2019-01-03target/mips: Support R5900 three-operand MADD and MADDU instructionsPhilippe Mathieu-Daudé
2019-01-03target/mips: MXU: Add handler for an align instructionAleksandar Markovic