aboutsummaryrefslogtreecommitdiff
path: root/target/mips
AgeCommit message (Expand)Author
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier
2018-01-16mips: Tweak location of ';' in macrosEric Blake
2017-12-29tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*Richard Henderson
2017-10-30Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell
2017-10-27mips: malta/boston: replace cpu_model with cpu_typeIgor Mammedov
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell
2017-10-26tcg: Avoid setting tcg_initialize if !CONFIG_TCGRichard Henderson
2017-10-25disas: Remove unused flags argumentsRichard Henderson
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson
2017-10-16linux-user: Tidy and enforce reserved_va initializationRichard Henderson
2017-10-10tcg: remove addr argument from lookup_tb_ptrEmilio G. Cota
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé
2017-09-21mips: Improve macro parenthesizationEric Blake
2017-09-21mips: replace cpu_mips_init() with cpu_generic_init()Igor Mammedov
2017-09-21mips: MIPSCPU model subclassesIgor Mammedov
2017-09-21mips: call cpu_mips_realize_env() from mips_cpu_realizefn()Philippe Mathieu-Daudé
2017-09-21mips: split cpu_mips_realize_env() out of cpu_mips_init()Philippe Mathieu-Daudé
2017-09-21mips: introduce internal.h and cleanup cpu.hPhilippe Mathieu-Daudé
2017-09-21mips: move hw/mips/cputimer.c to target/mips/Philippe Mathieu-Daudé
2017-09-19target/mips: Convert VM clock update prints to warn_reportAlistair Francis
2017-09-19Convert single line fprintf(.../n) to warn_report()Alistair Francis
2017-08-02target/mips: Fix RDHWR CC with icountJames Hogan
2017-08-02target/mips: Drop redundant gen_io_start/stop()James Hogan
2017-08-02target/mips: Use BS_EXCP where interrupts are expectedJames Hogan
2017-08-02target-mips: apply CP0.PageMask before writing into TLB entryLeon Alrae
2017-08-02mips: Add KVM T&E segment support for TCGJames Hogan
2017-08-02mips: Improve segment defs for KVM T&E guestsJames Hogan
2017-08-02target-mips: Don't stop on [d]mtc0 DESAVE/KScratchJames Hogan
2017-07-31docs: fix broken paths to docs/devel/tracing.txtPhilippe Mathieu-Daudé
2017-07-21target/mips: Enable CP0_EBase.WG on MIPS64 CPUsJames Hogan
2017-07-21target/mips: Add EVA support to P5600James Hogan
2017-07-20target/mips: Implement segmentation controlJames Hogan
2017-07-20target/mips: Add segmentation control registersJames Hogan
2017-07-20target/mips: Add an MMU mode for ERLJames Hogan
2017-07-20target/mips: Abstract mmu_idx from hflagsJames Hogan
2017-07-20target/mips: Check memory permissions with mem_idxJames Hogan
2017-07-20target/mips: Decode microMIPS EVA load & store instructionsJames Hogan
2017-07-20target/mips: Decode MIPS32 EVA load & store instructionsJames Hogan
2017-07-20target/mips: Prepare loads/stores for EVAJames Hogan
2017-07-20target/mips: Add CP0_Ebase.WG (write gate) supportJames Hogan
2017-07-20target/mips: Weaken TLB flush on UX,SX,KX,ASID changesJames Hogan
2017-07-20target/mips: Fix TLBWI shadow flush for EHINV,XI,RIJames Hogan
2017-07-20target/mips: Fix MIPS64 MFC0 UserLocal on BE hostJames Hogan
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova
2017-07-17target/mips: optimize WSBH, DSBH and DSHDAurelien Jarno
2017-07-17mips: set CP0 Debug DExcCode for SDBBP instructionPavel Dovgalyuk