index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
op_helper.c
Age
Commit message (
Expand
)
Author
2019-02-14
target/mips: hold BQL in mips_vpe_wake()
Goran Ferenc
2019-02-14
hw/mips_int: hold BQL for all interrupt requests
Aleksandar Markovic
2019-02-14
target/mips: reimplement SC instruction emulation and use cmpxchg
Leon Alrae
2019-02-14
target/mips: compare virtual addresses in LL/SC sequence
Leon Alrae
2019-01-18
target/mips: Update ITU to utilize SAARI and SAAR CP0 registers
Yongbok Kim
2019-01-18
target/mips: Provide R/W access to SAARI and SAAR CP0 registers
Yongbok Kim
2018-10-18
target/mips: Implement hardware page table walker for MIPS32
Yongbok Kim
2018-10-18
target/mips: Add CP0 PWCtl register
Yongbok Kim
2018-10-18
target/mips: Add CP0 PWSize register
Yongbok Kim
2018-10-18
target/mips: Add CP0 PWField register
Yongbok Kim
2018-08-24
target/mips: Fix ERET/ERETNC behavior related to ADEL exception
Yongbok Kim
2018-08-24
target/mips: Implement emulation of nanoMIPS ROTX instruction
Matthew Fortune
2018-08-16
target/mips: Don't update BadVAddr register in Debug Mode
Yongbok Kim
2018-06-27
target/mips: Raise a RI when given fs is n/a from CTC1
Yongbok Kim
2018-05-17
target/mips: Remove floatX_maybe_silence_nan from conversions
Richard Henderson
2018-01-25
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
2017-09-21
mips: introduce internal.h and cleanup cpu.h
Philippe Mathieu-Daudé
2017-08-02
target-mips: apply CP0.PageMask before writing into TLB entry
Leon Alrae
2017-07-20
target/mips: Add segmentation control registers
James Hogan
2017-07-20
target/mips: Add an MMU mode for ERL
James Hogan
2017-07-20
target/mips: Abstract mmu_idx from hflags
James Hogan
2017-07-20
target/mips: Add CP0_Ebase.WG (write gate) support
James Hogan
2017-07-20
target/mips: Weaken TLB flush on UX,SX,KX,ASID changes
James Hogan
2017-07-20
target/mips: Fix TLBWI shadow flush for EHINV,XI,RI
James Hogan
2017-03-09
target/mips: hold BQL for timer interrupts
Yongbok Kim
2017-01-13
cputlb: drop flush_global flag from tlb_flush
Alex Bennée
2017-01-10
target-mips: Use clz opcode
Richard Henderson
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth