aboutsummaryrefslogtreecommitdiff
path: root/target/mips/op_helper.c
AgeCommit message (Expand)Author
2018-10-18target/mips: Implement hardware page table walker for MIPS32Yongbok Kim
2018-10-18target/mips: Add CP0 PWCtl registerYongbok Kim
2018-10-18target/mips: Add CP0 PWSize registerYongbok Kim
2018-10-18target/mips: Add CP0 PWField registerYongbok Kim
2018-08-24target/mips: Fix ERET/ERETNC behavior related to ADEL exceptionYongbok Kim
2018-08-24target/mips: Implement emulation of nanoMIPS ROTX instructionMatthew Fortune
2018-08-16target/mips: Don't update BadVAddr register in Debug ModeYongbok Kim
2018-06-27target/mips: Raise a RI when given fs is n/a from CTC1Yongbok Kim
2018-05-17target/mips: Remove floatX_maybe_silence_nan from conversionsRichard Henderson
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier
2017-09-21mips: introduce internal.h and cleanup cpu.hPhilippe Mathieu-Daudé
2017-08-02target-mips: apply CP0.PageMask before writing into TLB entryLeon Alrae
2017-07-20target/mips: Add segmentation control registersJames Hogan
2017-07-20target/mips: Add an MMU mode for ERLJames Hogan
2017-07-20target/mips: Abstract mmu_idx from hflagsJames Hogan
2017-07-20target/mips: Add CP0_Ebase.WG (write gate) supportJames Hogan
2017-07-20target/mips: Weaken TLB flush on UX,SX,KX,ASID changesJames Hogan
2017-07-20target/mips: Fix TLBWI shadow flush for EHINV,XI,RIJames Hogan
2017-03-09target/mips: hold BQL for timer interruptsYongbok Kim
2017-01-13cputlb: drop flush_global flag from tlb_flushAlex Bennée
2017-01-10target-mips: Use clz opcodeRichard Henderson
2016-12-20Move target-* CPU file into a target/ folderThomas Huth