aboutsummaryrefslogtreecommitdiff
path: root/target/i386/cpu.c
AgeCommit message (Expand)Author
2021-09-30i386: Update SGX CPUID info according to hardware/KVM/user inputSean Christopherson
2021-09-30i386: Add get/set/migrate support for SGX_LEPUBKEYHASH MSRsSean Christopherson
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_1_EAXSean Christopherson
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_0_EBXSean Christopherson
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_0_EAXSean Christopherson
2021-09-30i386: Add primary SGX CPUID and MSR definesSean Christopherson
2021-09-13target/i386: Added VGIF V_IRQ masking capabilityLara Lazier
2021-09-13target/i386: Moved int_ctl into CPUX86State structureLara Lazier
2021-09-13target/i386: Added VGIF featureLara Lazier
2021-09-13target/i386: VMRUN and VMLOAD canonicalizationsLara Lazier
2021-08-25i386/cpu: Remove AVX_VNNI feature from Cooperlake cpu modelYang Zhong
2021-08-25target/i386: Remove split lock detect in Snowridge CPU modelChenyi Qiang
2021-07-27docs: Update path that mentions deprecated.rstMao Zhongyi
2021-07-23i386: do not call cpudef-only models functions for max, host, baseClaudio Fontana
2021-07-13target/i386: Fix cpuid level for AMDzhenwei pi
2021-07-13target/i386: suppress CPUID leaves not defined by the CPU vendorMichael Roth
2021-07-13i386: expand Hyper-V features during CPU feature expansion timeVitaly Kuznetsov
2021-07-06target/i386: Populate x86_ext_save_areas offsets using cpuid where possibleDavid Edmondson
2021-07-06target/i386: Make x86_ext_save_areas visible outside cpu.cDavid Edmondson
2021-06-25target/i386: kvm: add support for TSC scalingPaolo Bonzini
2021-06-04i386: run accel_cpu_instance_init as post_initClaudio Fontana
2021-06-04i386: reorder call to cpu_exec_realizefnClaudio Fontana
2021-05-31i386: drop FEAT_HYPERV feature leavesVitaly Kuznetsov
2021-05-31i386: keep hyperv_vendor string up-to-dateVitaly Kuznetsov
2021-05-31i386: use better matching family/model/stepping for 'max' CPUDaniel P. Berrangé
2021-05-31i386: use better matching family/model/stepping for 'qemu64' CPUDaniel P. Berrangé
2021-05-31target/i386/cpu: Constify X86CPUDefinitionPhilippe Mathieu-Daudé
2021-05-31target/i386/cpu: Constify CPUCachesPhilippe Mathieu-Daudé
2021-05-31target/i386: Add CPU model versions supporting 'xsaves'Vitaly Kuznetsov
2021-05-28Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210526' into...Peter Maydell
2021-05-26cpu: Move CPUClass::get_paging_enabled to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Move CPUClass::get_memory_mapping to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Move CPUClass::asidx_from_attrs to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Move CPUClass::write_elf* to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Move CPUClass::get_crash_info to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Move CPUClass::vmsd to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé
2021-05-26cpu: Rename CPUClass vmsd -> legacy_vmsdPhilippe Mathieu-Daudé
2021-05-26i386/cpu: Expose AVX_VNNI instruction to guestYang Zhong
2021-05-10i386: split off sysemu part of cpu.cClaudio Fontana
2021-05-10accel: introduce new accessor functionsClaudio Fontana
2021-05-10cpu: call AccelCPUClass::cpu_realizefn in cpu_exec_realizefnClaudio Fontana
2021-05-10i386: split cpu accelerators from cpu.c, using AccelCPUClassClaudio Fontana
2021-04-09i386: Add missing cpu feature bits in EPYC-Rome modelBabu Moger
2021-03-19target/i386: allow modifying TCG phys-addr-bitsPaolo Bonzini
2021-03-09Various spelling fixesMichael Tokarev
2021-02-25target/i386: Add bus lock debug exception supportChenyi Qiang
2021-02-25target/i386: update to show preferred boolean syntax for -cpuDaniel P. Berrangé
2021-02-18i386: Add the support for AMD EPYC 3rd generation processorsBabu Moger
generated by cgit v1.2.3 (git 2.26.2) at 2025-03-14 21:58:19 +0000