aboutsummaryrefslogtreecommitdiff
path: root/target/avr
AgeCommit message (Expand)Author
2022-02-22Merge remote-tracking branch 'remotes/lvivier-gitlab/tags/trivial-branch-for-...Peter Maydell
2022-02-21target/avr: Correct AVRCPUClass docstringPhilippe Mathieu-Daudé
2022-02-21exec/exec-all: Move 'qemu/log.h' include in units requiring itPhilippe Mathieu-Daudé
2021-10-15target/avr: Drop checks for singlestep_enabledRichard Henderson
2021-09-21include/exec: Move cpu_signal_handler declarationRichard Henderson
2021-09-16Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-6.2-pul...Peter Maydell
2021-09-16target/avr: Fix compiler errors (-Werror=enum-conversion)Stefan Weil
2021-09-14target/avr: Remove pointless use of CONFIG_USER_ONLY definitionPhilippe Mathieu-Daudé
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson
2021-07-21target/avr: Implement gdb_adjust_breakpointRichard Henderson
2021-07-12Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210710' into...Peter Maydell
2021-07-09target/avr: Mark some helpers noreturnRichard Henderson
2021-07-09target/avr: Use translator_use_goto_tbRichard Henderson
2021-07-09meson: Introduce target-specific KconfigPhilippe Mathieu-Daudé
2021-06-29target/avr: Convert to TranslatorOpsRichard Henderson
2021-06-29target/avr: Change ctx to DisasContext* in gen_intermediate_codeRichard Henderson
2021-06-29target/avr: Add DisasContextBase to DisasContextRichard Henderson
2021-05-26hw/core: Constify TCGCPUOpsRichard Henderson
2021-05-26cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé
2021-05-26cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé
2021-05-26cpu: Move AVR target vmsd field from CPUClass to DeviceClassPhilippe Mathieu-Daudé
2021-05-26cpu: Rename CPUClass vmsd -> legacy_vmsdPhilippe Mathieu-Daudé
2021-05-13target/avr: Ignore unimplemented WDR opcodePhilippe Mathieu-Daudé
2021-03-15target/avr: Fix interrupt executionIvanov Arkasha
2021-03-15target/avr: Fix some comment spelling errorsLichang Zhao
2021-02-20target/avr/cpu: Use device_class_set_parent_realize()Philippe Mathieu-Daudé
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana
2021-02-05cpu: move cc->do_interrupt to tcg_opsClaudio Fontana
2021-02-05cpu: Move tlb_fill to tcg_opsEduardo Habkost
2021-02-05cpu: Move cpu_exec_* to tcg_opsEduardo Habkost
2021-02-05cpu: Move synchronize_from_tb() to tcg_opsEduardo Habkost
2021-02-05cpu: Introduce TCGCpuOperations structEduardo Habkost
2021-01-07tcg: Make tb arg to synchronize_from_tb constRichard Henderson
2020-12-19migration: Replace migration's JSON writer by the general oneMarkus Armbruster
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost
2020-08-21meson: targetPaolo Bonzini
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini
2020-07-11target/avr/disas: Fix store instructions display orderPhilippe Mathieu-Daudé
2020-07-11target/avr/cpu: Fix $PC displayed addressPhilippe Mathieu-Daudé
2020-07-11target/avr/cpu: Drop tlb_flush() in avr_cpu_reset()Philippe Mathieu-Daudé
2020-07-11target/avr: Register AVR support with the rest of QEMUMichael Rolnik
2020-07-11target/avr: Add support for disassembling via option '-d in_asm'Michael Rolnik
2020-07-11target/avr: Initialize TCG register variablesMichael Rolnik
2020-07-11target/avr: Add instruction translation - CPU main translation functionMichael Rolnik
2020-07-11target/avr: Add instruction translation - MCU Control InstructionsMichael Rolnik
2020-07-11target/avr: Add instruction translation - Bit and Bit-test InstructionsMichael Rolnik
2020-07-11target/avr: Add instruction translation - Data Transfer InstructionsMichael Rolnik
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-26 21:54:01 +0000