aboutsummaryrefslogtreecommitdiff
path: root/target/avr/translate.c
AgeCommit message (Expand)Author
2021-07-09target/avr: Use translator_use_goto_tbRichard Henderson
2021-06-29target/avr: Convert to TranslatorOpsRichard Henderson
2021-06-29target/avr: Change ctx to DisasContext* in gen_intermediate_codeRichard Henderson
2021-06-29target/avr: Add DisasContextBase to DisasContextRichard Henderson
2020-08-21meson: targetPaolo Bonzini
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini
2020-07-11target/avr: Add support for disassembling via option '-d in_asm'Michael Rolnik
2020-07-11target/avr: Initialize TCG register variablesMichael Rolnik
2020-07-11target/avr: Add instruction translation - CPU main translation functionMichael Rolnik
2020-07-11target/avr: Add instruction translation - MCU Control InstructionsMichael Rolnik
2020-07-11target/avr: Add instruction translation - Bit and Bit-test InstructionsMichael Rolnik
2020-07-11target/avr: Add instruction translation - Data Transfer InstructionsMichael Rolnik
2020-07-11target/avr: Add instruction translation - Branch InstructionsMichael Rolnik
2020-07-11target/avr: Add instruction translation - Arithmetic and Logic InstructionsMichael Rolnik
2020-07-11target/avr: Add instruction translation - Register definitionsMichael Rolnik
generated by cgit v1.2.3 (git 2.26.2) at 2025-01-08 09:56:10 +0000