aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)Author
2020-05-15qom: Drop object_property_set_description() parameter @errpMarkus Armbruster
2020-05-14target/arm: Convert NEON VFMA, VFMS 3-reg-same insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon fp VMAX/VMIN/VMAXNM/VMINNM/VRECPS/VRSQRTS to decodetreePeter Maydell
2020-05-14target/arm: Move 'env' argument of recps_f32 and rsqrts_f32 helpers to usual ...Peter Maydell
2020-05-14target/arm: Convert Neon 3-reg-same compare insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon fp VMUL, VMLA, VMLS 3-reg-same insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VPMIN/VPMAX/VPADD float 3-reg-same insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VADD, VSUB, VABD 3-reg-same insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VQDMULH/VQRDMULH 3-reg-same to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VPADD 3-reg-same insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VPMAX/VPMIN 3-reg-same insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VQSHL, VRSHL, VQRSHL 3-reg-same insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VRHADD, VHSUB 3-reg-same insns to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VABA/VABD 3-reg-same to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon VHADD 3-reg-same insnsPeter Maydell
2020-05-14target/arm: Convert Neon 64-bit element 3-reg-same insnsPeter Maydell
2020-05-14target/arm: Convert Neon 3-reg-same SHA to decodetreePeter Maydell
2020-05-14target/arm: Convert Neon 3-reg-same VQRDMLAH/VQRDMLSH to decodetreePeter Maydell
2020-05-14target-arm: kvm64: handle SIGBUS signal from kernel or KVMDongjiu Geng
2020-05-14target/arm: Vectorize SABA/UABARichard Henderson
2020-05-14target/arm: Vectorize SABD/UABDRichard Henderson
2020-05-14target/arm: Clear tail in gvec_fmul_idx_*, gvec_fmla_idx_*Richard Henderson
2020-05-14target/arm: Pass pointer to qc to qrdmla/qrdmlsRichard Henderson
2020-05-14target/arm: Create gen_gvec_{qrdmla,qrdmls}Richard Henderson
2020-05-14target/arm: Remove fp_status from helper_{recpe, rsqrte}_u32Richard Henderson
2020-05-14target/arm: Create gen_gvec_{uqadd, sqadd, uqsub, sqsub}Richard Henderson
2020-05-14target/arm: Create gen_gvec_{cmtst,ushl,sshl}Richard Henderson
2020-05-14target/arm: Swap argument order for VSHL during decodeRichard Henderson
2020-05-14target/arm: Create gen_gvec_{mla,mls}Richard Henderson
2020-05-14target/arm: Create gen_gvec_{ceq,clt,cle,cgt,cge}0Richard Henderson
2020-05-14target/arm: Tidy handle_vec_simd_shriRichard Henderson
2020-05-14target/arm: Remove unnecessary range check for VSHLRichard Henderson
2020-05-14target/arm: Create gen_gvec_{sri,sli}Richard Henderson
2020-05-14target/arm: Create gen_gvec_{u,s}{rshr,rsra}Richard Henderson
2020-05-14target/arm: Create gen_gvec_[us]sraRichard Henderson
2020-05-14target/arm: Use correct GDB XML for M-profile coresPeter Maydell
2020-05-11target/arm: Fix tcg_gen_gvec_dup_imm vs DUP (indexed)Richard Henderson
2020-05-11target/arm: Use tcg_gen_gvec_5_ptr for sve FMLA/FCMLARichard Henderson
2020-05-11target/arm: Restrict TCG cpus to TCG accelPhilippe Mathieu-Daudé
2020-05-11target/arm/cpu: Restrict v8M IDAU interface to Aarch32 CPUsPhilippe Mathieu-Daudé
2020-05-11target/arm/cpu: Use ARRAY_SIZE() to iterate over ARMCPUInfo[]Philippe Mathieu-Daudé
2020-05-11target/arm: Make set_feature() available for other filesThomas Huth
2020-05-11target/arm/kvm: Inline set_feature() callsPhilippe Mathieu-Daudé
2020-05-11target/arm: Remove sve_memopidxRichard Henderson
2020-05-11target/arm: Reuse sve_probe_page for gather loadsRichard Henderson
2020-05-11target/arm: Reuse sve_probe_page for scatter storesRichard Henderson
2020-05-11target/arm: Reuse sve_probe_page for gather first-fault loadsRichard Henderson
2020-05-11target/arm: Use SVEContLdSt for contiguous storesRichard Henderson
2020-05-11target/arm: Update contiguous first-fault and no-fault loadsRichard Henderson
2020-05-11target/arm: Use SVEContLdSt for multi-register contiguous loadsRichard Henderson