aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)Author
2017-02-10target-arm: Enable vPMU support under TCG modeWei Huang
2017-02-10target-arm: Add support for PMU register PMINTENSET_EL1Wei Huang
2017-02-10target-arm: Add support for AArch64 PMU register PMXEVTYPER_EL0Wei Huang
2017-02-10target-arm: Add support for PMU register PMSELR_EL0Wei Huang
2017-02-07target/arm: A32, T32: Create Instruction Syndromes for Data AbortsPeter Maydell
2017-02-07target/arm: Abstract out pbit/wbit tests in ARM ldr/str decodePeter Maydell
2017-02-07arm: Correctly handle watchpoints for BE32 CPUsJulian Brown
2017-02-07Fix Thumb-1 BE32 execution and disassembly.Julian Brown
2017-02-07target/arm: Add cfgend parameter for ARM CPU selection.Julian Brown
2017-02-01arm: add trailing ; after MISMATCH_CHECKMichael S. Tsirkin
2017-02-01arm: better stub version for MISMATCH_CHECKMichael S. Tsirkin
2017-01-27armv7m: R14 should reset to 0xffffffffPeter Maydell
2017-01-27armv7m: FAULTMASK should be 0 on resetMichael Davidsaver
2017-01-27armv7m: Report no-coprocessor faults correctlyPeter Maydell
2017-01-27armv7m: set CFSR.UNDEFINSTR on undefined instructionsMichael Davidsaver
2017-01-27armv7m: honour CCR.STACKALIGN on exception entryMichael Davidsaver
2017-01-27armv7m: add state for v7M CCR, CFSR, HFSR, DFSR, MMFAR, BFARPeter Maydell
2017-01-27target/arm: Drop IS_M() macroPeter Maydell
2017-01-27armv7m: Clear FAULTMASK on return from non-NMI exceptionsMichael Davidsaver
2017-01-27armv7m: Fix reads of CONTROL register bit 1Michael Davidsaver
2017-01-27armv7m: Explicit error for bad vector tableMichael Davidsaver
2017-01-27armv7m: Replace armv7m.hack with unassigned_access handlerMichael Davidsaver
2017-01-27armv7m: MRS/MSR: handle unprivileged accessMichael Davidsaver
2017-01-24migration: extend VMStateInfoJianjun Duan
2017-01-20Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell
2017-01-20target-arm: Enable EL2 feature bit on A53 and A57Peter Maydell
2017-01-20target/arm/psci.c: If EL2 implemented, start CPUs in EL2Peter Maydell
2017-01-20target-arm: Add ARMCPU fields for GIC CPU i/f configPeter Maydell
2017-01-20target-arm: Expose output GPIO line for VCPU maintenance interruptPeter Maydell
2017-01-20target/arm: Implement DBGVCR32_EL2 system registerPeter Maydell
2017-01-20target/arm: Handle VIRQ and VFIQ in arm_cpu_do_interrupt_aarch32()Peter Maydell
2017-01-19kvm: move cpu synchronization codeVincent Palatin
2017-01-16Merge remote-tracking branch 'remotes/stsquad/tags/pull-tcg-common-tlb-reset-...Peter Maydell
2017-01-13target/arm: Fix ubfx et al for aarch64Richard Henderson
2017-01-13Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell
2017-01-13cputlb: drop flush_global flag from tlb_flushAlex Bennée
2017-01-13qom/cpu: move tlb_flush to cpu_common_resetAlex Bennée
2017-01-12qmp: Report QOM type name on query-cpu-definitionsEduardo Habkost
2017-01-10target-arm: Use clrsb helperRichard Henderson
2017-01-10target-arm: Use clz opcodeRichard Henderson
2017-01-10target-arm: Use new deposit and extract opsRichard Henderson
2016-12-27target-arm: Add VBAR support to ARM1176 CPUsCédric Le Goater
2016-12-27target-arm: Log AArch64 exception returnsPeter Maydell
2016-12-27target-arm: Fix aarch64 disas_ldst_single_structRichard Henderson
2016-12-27target-arm: Fix aarch64 vec_reg_offsetRichard Henderson
2016-12-27Correct value of ARM Cortex-A8 MVFR1 register.Julian Brown
2016-12-20Move target-* CPU file into a target/ folderThomas Huth