aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)Author
2022-10-10target/arm: Fold secure and non-secure a-profile mmu indexesRichard Henderson
2022-10-10target/arm: Add is_secure parameter to do_ats_writeRichard Henderson
2022-10-10target/arm: Merge regime_is_secure into get_phys_addrRichard Henderson
2022-10-10target/arm: Add TBFLAG_M32.SECURERichard Henderson
2022-10-10target/arm: Add is_secure parameter to v7m_read_half_insnRichard Henderson
2022-10-10target/arm: Split out get_phys_addr_with_secureRichard Henderson
2022-10-10target/arm: Add is_secure parameter to regime_translation_disabledRichard Henderson
2022-10-10target/arm: Fix S2 disabled check in S1_ptw_translateRichard Henderson
2022-10-10target/arm: Add is_secure parameter to get_phys_addr_lpaeRichard Henderson
2022-10-10target/arm: Make the final stage1+2 write to secure be unconditionalRichard Henderson
2022-10-10target/arm: Split s2walk_secure from ipa_secure in get_phys_addrRichard Henderson
2022-10-10target/arm: allow setting SCR_EL3.EnTP2 when FEAT_SME is implementedJerome Forissier
2022-10-10target/arm/kvm: Retry KVM_CREATE_VM call if it fails EINTRPeter Maydell
2022-10-10kvm: allow target-specific accelerator propertiesPaolo Bonzini
2022-10-06dump: Replace opaque DumpState pointer with a typed oneJanosch Frank
2022-10-04accel/tcg: Introduce tb_pc and log_pcRichard Henderson
2022-10-04hw/core: Add CPUClass.get_pcRichard Henderson
2022-10-03accel/tcg: Rename CPUIOTLBEntry to CPUTLBEntryFullRichard Henderson
2022-09-29target/arm: mark SP_EL1 with ARM_CP_EL3_NO_EL2_KEEPJerome Forissier
2022-09-29target/arm: Rearrange cpu64.c so all the CPU initfns are togetherPeter Maydell
2022-09-29target/arm: Update SDCR_VALID_MASK to include SCCDPeter Maydell
2022-09-29target/arm: Make writes to MDCR_EL3 use PMU start/finish callsPeter Maydell
2022-09-29target/arm: Mark registers which call pmu_op_start() as ARM_CP_IOPeter Maydell
2022-09-22target/arm: Add is_secure parameter to get_phys_addr_pmsav5Richard Henderson
2022-09-22target/arm: Add secure parameter to get_phys_addr_pmsav7Richard Henderson
2022-09-22target/arm: Add is_secure parameter to pmsav7_use_background_regionRichard Henderson
2022-09-22target/arm: Add secure parameter to get_phys_addr_pmsav8Richard Henderson
2022-09-22target/arm: Add is_secure parameter to get_phys_addr_v6Richard Henderson
2022-09-22target/arm: Add is_secure parameter to get_phys_addr_v5Richard Henderson
2022-09-22target/arm: Add secure parameter to pmsav8_mpu_lookupRichard Henderson
2022-09-22target/arm: Add is_secure parameter to v8m_security_lookupRichard Henderson
2022-09-22target/arm: Remove is_subpage argument to pmsav8_mpu_lookupRichard Henderson
2022-09-22target/arm: Use GetPhysAddrResult in pmsav8_mpu_lookupRichard Henderson
2022-09-22target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav8Richard Henderson
2022-09-22target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav7Richard Henderson
2022-09-22target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav5Richard Henderson
2022-09-22target/arm: Use GetPhysAddrResult in get_phys_addr_v5Richard Henderson
2022-09-22target/arm: Use GetPhysAddrResult in get_phys_addr_v6Richard Henderson
2022-09-22target/arm: Use GetPhysAddrResult in get_phys_addr_lpaeRichard Henderson
2022-09-22target/arm: Create GetPhysAddrResultRichard Henderson
2022-09-22target/arm: Fix alignment for VLD4.32Clément Chigot
2022-09-17Merge tag 'pull-semi-20220914' of https://gitlab.com/rth7680/qemu into stagingStefan Hajnoczi
2022-09-14target/arm: Report FEAT_PMUv3p5 for TCG '-cpu max'Peter Maydell
2022-09-14target/arm: Support 64-bit event counters for FEAT_PMUv3p5Peter Maydell
2022-09-14target/arm: Implement FEAT_PMUv3p5 cycle counter disable bitsPeter Maydell
2022-09-14target/arm: Rename pmu_8_n feature test functionsPeter Maydell
2022-09-14target/arm: Detect overflow when calculating next PMU interruptPeter Maydell
2022-09-14target/arm: Honour MDCR_EL2.HPMD in Secure EL2Peter Maydell
2022-09-14target/arm: Ignore PMCR.D when PMCR.LC is setPeter Maydell
2022-09-14target/arm: Don't mishandle count when enabling or disabling PMU countersPeter Maydell