aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)Author
2020-02-21target/arm: Correct handling of PMCR_EL0.LC bitPeter Maydell
2020-02-21target/arm: Correct definition of PMCRDPPeter Maydell
2020-02-21target/arm: Provide ARMv8.4-PMU in '-cpu max'Peter Maydell
2020-02-21target/arm: Implement ARMv8.4-PMU extensionPeter Maydell
2020-02-21target/arm: Implement ARMv8.1-PMU extensionPeter Maydell
2020-02-21target/arm: Read debug-related ID registers from KVMPeter Maydell
2020-02-21target/arm: Move DBGDIDR into ARMISARegistersPeter Maydell
2020-02-21target/arm: Stop assuming DBGDIDR always existsPeter Maydell
2020-02-21target/arm: Add _aa64_ and _any_ versions of pmu_8_1 isar checksPeter Maydell
2020-02-21target/arm: Define an aa32_pmu_8_1 isar feature test functionPeter Maydell
2020-02-21target/arm: Use FIELD macros for clearing ID_DFR0 PERFMON fieldPeter Maydell
2020-02-21target/arm: Add and use FIELD definitions for ID_AA64DFR0_EL1Peter Maydell
2020-02-21target/arm: Factor out PMU register definitionsPeter Maydell
2020-02-21target/arm: Define and use any_predinv isar_feature testPeter Maydell
2020-02-21target/arm: Add isar_feature_any_fp16 and document naming/usage conventionsPeter Maydell
2020-02-21target/arm: Check aa32_pan in take_aarch32_exception(), not aa64_panPeter Maydell
2020-02-21target/arm: Add _aa32_ to isar_feature functions testing 32-bit ID registersPeter Maydell
2020-02-21target/arm: Split out aa64_va_parameter_tbi, aa64_va_parameter_tbidRichard Henderson
2020-02-21target/arm: Remove ttbr1_valid check from get_phys_addr_lpaeRichard Henderson
2020-02-21target/arm: Fix select for aa64_va_parameters_bothRichard Henderson
2020-02-21target/arm: Use bit 55 explicitly for pauthRichard Henderson
2020-02-21target/arm: Flush high bits of sve register after AdvSIMD INSRichard Henderson
2020-02-21target/arm: Flush high bits of sve register after AdvSIMD ZIP/UZP/TRNRichard Henderson
2020-02-21target/arm: Flush high bits of sve register after AdvSIMD TBL/TBXRichard Henderson
2020-02-21target/arm: Flush high bits of sve register after AdvSIMD EXTRichard Henderson
2020-02-13target/arm: Implement ARMv8.1-VMID16 extensionPeter Maydell
2020-02-13target/arm: Enable ARMv8.2-UAO in -cpu maxRichard Henderson
2020-02-13target/arm: Implement UAO semanticsRichard Henderson
2020-02-13target/arm: Update MSR access to UAORichard Henderson
2020-02-13target/arm: Add ID_AA64MMFR2_EL1Richard Henderson
2020-02-13target/arm: Enable ARMv8.2-ATS1E1 in -cpu maxRichard Henderson
2020-02-13target/arm: Implement ATS1E1 system registersRichard Henderson
2020-02-13target/arm: Set PAN bit as required on exception entryRichard Henderson
2020-02-13target/arm: Enforce PAN semantics in get_S1protRichard Henderson
2020-02-13target/arm: Update arm_mmu_idx_el for PANRichard Henderson
2020-02-13target/arm: Update MSR access for PANRichard Henderson
2020-02-13target/arm: Introduce aarch64_pstate_valid_maskRichard Henderson
2020-02-13target/arm: Remove CPSR_RESERVEDRichard Henderson
2020-02-13target/arm: Use aarch32_cpsr_valid_mask in helper_exception_returnRichard Henderson
2020-02-13target/arm: Replace CPSR_ERET_MASK with aarch32_cpsr_valid_maskRichard Henderson
2020-02-13target/arm: Mask CPSR_J when Jazelle is not enabledRichard Henderson
2020-02-13target/arm: Split out aarch32_cpsr_valid_maskRichard Henderson
2020-02-13target/arm: Move LOR regdefs to file scopeRichard Henderson
2020-02-13target/arm: Add isar_feature tests for PAN + ATS1E1Richard Henderson
2020-02-13target/arm: Add mmu_idx for EL1 and EL2 w/ PAN enabledRichard Henderson
2020-02-13target/arm: Add arm_mmu_idx_is_stage1_of_2Richard Henderson
2020-02-07target/arm: Raise only one interrupt in arm_cpu_exec_interruptRichard Henderson
2020-02-07target/arm: Use bool for unmasked in arm_excp_unmaskedRichard Henderson
2020-02-07target/arm: Pass more cpu state to arm_excp_unmaskedRichard Henderson
2020-02-07target/arm: Move arm_excp_unmasked to cpu.cRichard Henderson