aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)Author
2018-03-01arm/translate-a64: implement simd_scalar_three_reg_same_fp16Alex Bennée
2018-03-01arm/translate-a64: add all FP16 ops in simd_scalar_pairwiseAlex Bennée
2018-03-01arm/translate-a64: add FP16 FMOV to simd_mod_immAlex Bennée
2018-03-01arm/translate-a64: add FP16 FRSQRTE to simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/helper.c: re-factor rsqrte and add rsqrte_f16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FSQRT to simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FRCPX to simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FRECPEAlex Bennée
2018-03-01arm/helper.c: re-factor recpe and add recepe_f16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FNEG/FABS to simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 SCVTF/UCVFT to simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FCMxx (zero) to simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/translate-a64: add FCVTxx to simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FPRINTx to simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/translate-a64: initial decode for simd_two_reg_misc_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 x2 ops for simd_indexedAlex Bennée
2018-03-01arm/translate-a64: add FP16 FMULX/MLS/FMLA to simd_indexedAlex Bennée
2018-03-01arm/translate-a64: add FP16 pairwise ops simd_three_reg_same_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FR[ECP/SQRT]S to simd_three_reg_same_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FMULA/X/S to simd_three_reg_same_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 F[A]C[EQ/GE/GT] to simd_three_reg_same_fp16Alex Bennée
2018-03-01arm/translate-a64: add FP16 FADD/FABD/FSUB/FMUL/FDIV to simd_three_reg_same_fp16Alex Bennée
2018-03-01arm/translate-a64: initial decode for simd_three_reg_same_fp16Alex Bennée
2018-03-01arm/translate-a64: handle_3same_64 comment fixAlex Bennée
2018-03-01arm/translate-a64: implement half-precision F(MIN|MAX)(V|NMV)Alex Bennée
2018-03-01target/arm/helper: pass explicit fpst to set_rmodeAlex Bennée
2018-03-01target/arm/cpu.h: add additional float_status flagsAlex Bennée
2018-03-01target/arm/cpu.h: update comment for half-precision valuesAlex Bennée
2018-03-01target/arm/cpu64: introduce ARM_V8_FP16 feature bitAlex Bennée
2018-02-22target/arm: Fix register definitions for VMIDR and VMPIDRPeter Maydell
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée
2018-02-15target/arm: Implement v8M MSPLIM and PSPLIM registersPeter Maydell
2018-02-15target/arm: Migrate v7m.other_spPeter Maydell
2018-02-15target/arm: Add AIRCR to vmstate structPeter Maydell
2018-02-15target/arm: Implement writing to CONTROL_NS for v8MPeter Maydell
2018-02-15hw/intc/armv7m_nvic: Implement SCRPeter Maydell
2018-02-15hw/intc/armv7m_nvic: Implement cache ID registersPeter Maydell
2018-02-15hw/intc/armv7m_nvic: Don't hardcode M profile ID registers in NVICPeter Maydell
2018-02-15target/arm: Handle SVE registers when using clear_vec_highRichard Henderson
2018-02-15target/arm: Enforce access to ZCR_EL at translationRichard Henderson
2018-02-15target/arm: Suppress TB end for FPCR/FPSRRichard Henderson
2018-02-15target/arm: Enforce FP access to FPCR/FPSRRichard Henderson
2018-02-15target/arm: Remove ARM_CP_64BIT from ZCR_EL registersRichard Henderson
2018-02-09target/arm/translate.c: Fix missing 'break' for TT insnsPeter Maydell
2018-02-09target/arm/kvm: gic: Prevent creating userspace GICv3 with KVMChristoffer Dall
2018-02-09target/arm: Add SVE state to TB->FLAGSRichard Henderson
2018-02-09target/arm: Add ZCR_ELxRichard Henderson
2018-02-09target/arm: Add SVE to migration stateRichard Henderson
2018-02-09target/arm: Add predicate registers for SVERichard Henderson
2018-02-09target/arm: Expand vector registers for SVERichard Henderson
generated by cgit v1.2.3 (git 2.26.2) at 2025-01-03 10:42:01 +0000