aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)Author
2022-10-26target/arm: Convert to tcg_ops restore_state_to_opcRichard Henderson
2022-10-26accel/tcg: Simplify page_get/alloc_target_dataRichard Henderson
2022-10-26accel/tcg: Make page_alloc_target_data allocation constantRichard Henderson
2022-10-20target/arm: Enable TARGET_TB_PCRELRichard Henderson
2022-10-20target/arm: Introduce gen_pc_plus_diff for aarch32Richard Henderson
2022-10-20target/arm: Introduce gen_pc_plus_diff for aarch64Richard Henderson
2022-10-20target/arm: Change gen_jmp* to work on displacementsRichard Henderson
2022-10-20target/arm: Remove gen_exception_internal_insn pc argumentRichard Henderson
2022-10-20target/arm: Change gen_exception_insn* to work on displacementsRichard Henderson
2022-10-20target/arm: Change gen_*set_pc_im to gen_*update_pcRichard Henderson
2022-10-20target/arm: Change gen_goto_tb to work on displacementsRichard Henderson
2022-10-20target/arm: Introduce curr_insn_lenRichard Henderson
2022-10-20target/arm: Use bool consistently for get_phys_addr subroutinesRichard Henderson
2022-10-20target/arm: Split out get_phys_addr_twostageRichard Henderson
2022-10-20target/arm: Use softmmu tlbs for page table walkingRichard Henderson
2022-10-20target/arm: Move be test for regime into S1TranslateResultRichard Henderson
2022-10-20target/arm: Plumb debug into S1TranslateRichard Henderson
2022-10-20target/arm: Split out S1Translate typeRichard Henderson
2022-10-20target/arm: Restrict tlb flush from vttbr_write to vmid changeRichard Henderson
2022-10-20target/arm: Move ARMMMUIdx_Stage2 to a real tlb mmu_idxRichard Henderson
2022-10-20target/arm: Add ARMMMUIdx_Phys_{S,NS}Richard Henderson
2022-10-20target/arm: Use probe_access_full for BTIRichard Henderson
2022-10-20target/arm: Use probe_access_full for MTERichard Henderson
2022-10-20target/arm: Enable TARGET_PAGE_ENTRY_EXTRARichard Henderson
2022-10-20target/arm: update the cortex-a15 MIDR to latest revAlex Bennée
2022-10-13Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingStefan Hajnoczi
2022-10-12Merge tag 'pull-target-arm-20221010' of https://git.linaro.org/people/pmaydel...Stefan Hajnoczi
2022-10-10target/arm: Use ARMGranuleSize in ARMVAParametersPeter Maydell
2022-10-10target/arm: Don't allow guest to use unimplemented granule sizesPeter Maydell
2022-10-10target/arm: Use tlb_set_page_fullRichard Henderson
2022-10-10target/arm: Fix cacheattr in get_phys_addr_disabledRichard Henderson
2022-10-10target/arm: Split out get_phys_addr_disabledRichard Henderson
2022-10-10target/arm: Fix ATS12NSO* from S PL1Richard Henderson
2022-10-10target/arm: Pass HCR to attribute subroutines.Richard Henderson
2022-10-10target/arm: Remove env argument from combined_attrs_fwbRichard Henderson
2022-10-10target/arm: Hoist read of *is_secure in S1_ptw_translateRichard Henderson
2022-10-10target/arm: Introduce arm_hcr_el2_eff_secstateRichard Henderson
2022-10-10target/arm: Drop secure check for HCR.TGE vs SCTLR_EL1.MRichard Henderson
2022-10-10target/arm: Reorg regime_translation_disabledRichard Henderson
2022-10-10target/arm: Fold secure and non-secure a-profile mmu indexesRichard Henderson
2022-10-10target/arm: Add is_secure parameter to do_ats_writeRichard Henderson
2022-10-10target/arm: Merge regime_is_secure into get_phys_addrRichard Henderson
2022-10-10target/arm: Add TBFLAG_M32.SECURERichard Henderson
2022-10-10target/arm: Add is_secure parameter to v7m_read_half_insnRichard Henderson
2022-10-10target/arm: Split out get_phys_addr_with_secureRichard Henderson
2022-10-10target/arm: Add is_secure parameter to regime_translation_disabledRichard Henderson
2022-10-10target/arm: Fix S2 disabled check in S1_ptw_translateRichard Henderson
2022-10-10target/arm: Add is_secure parameter to get_phys_addr_lpaeRichard Henderson
2022-10-10target/arm: Make the final stage1+2 write to secure be unconditionalRichard Henderson
2022-10-10target/arm: Split s2walk_secure from ipa_secure in get_phys_addrRichard Henderson