index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
2021-02-18
exec: Move TranslationBlock typedef to qemu/typedefs.h
Richard Henderson
2021-02-17
Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...
Peter Maydell
2021-02-16
sev/i386: Don't allow a system reset under an SEV-ES guest
Tom Lendacky
2021-02-16
target/arm: Enable MTE for user-only
Richard Henderson
2021-02-16
target/arm: Add allocation tag storage for user mode
Richard Henderson
2021-02-16
linux-user/aarch64: Signal SEGV_MTEAERR for async tag check error
Richard Henderson
2021-02-16
linux-user/aarch64: Pass syndrome to EXC_*_ABORT
Richard Henderson
2021-02-16
target/arm: Split out syndrome.h from internals.h
Richard Henderson
2021-02-16
linux-user/aarch64: Implement PROT_MTE
Richard Henderson
2021-02-16
target/arm: Use the proper TBI settings for linux-user
Richard Henderson
2021-02-16
target/arm: Improve gen_top_byte_ignore
Richard Henderson
2021-02-16
linux-user/aarch64: Implement PR_TAGGED_ADDR_ENABLE
Richard Henderson
2021-02-16
exec: Use cpu_untagged_addr in g2h; split out g2h_untagged
Richard Henderson
2021-02-11
target/arm: Correctly initialize MDCR_EL2.HPMN
Daniel Müller
2021-02-11
target/arm: Set ID_PFR0.DIT to 1 for "max" 32-bit CPU
Rebecca Cran
2021-02-11
target/arm: Set ID_AA64PFR0.DIT and ID_PFR0.DIT to 1 for "max" AA64 CPU
Rebecca Cran
2021-02-11
target/arm: Support AA32 DIT by moving PSTATE_SS from cpsr into env->pstate
Rebecca Cran
2021-02-11
target/arm: Add support for FEAT_DIT, Data Independent Timing
Rebecca Cran
2021-02-11
target/arm: Fix SCR RES1 handling
Mike Nawrocki
2021-02-11
target/arm: Don't migrate CPUARMState.features
Aaron Lindsay
2021-02-05
cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass
Claudio Fontana
2021-02-05
cpu: move debug_check_watchpoint to tcg_ops
Claudio Fontana
2021-02-05
cpu: move adjust_watchpoint_address to tcg_ops
Claudio Fontana
2021-02-05
cpu: move do_unaligned_access to tcg_ops
Claudio Fontana
2021-02-05
cpu: move cc->transaction_failed to tcg_ops
Claudio Fontana
2021-02-05
cpu: move cc->do_interrupt to tcg_ops
Claudio Fontana
2021-02-05
target/arm: do not use cc->do_interrupt for KVM directly
Claudio Fontana
2021-02-05
cpu: Move debug_excp_handler to tcg_ops
Eduardo Habkost
2021-02-05
cpu: Move tlb_fill to tcg_ops
Eduardo Habkost
2021-02-05
cpu: Move cpu_exec_* to tcg_ops
Eduardo Habkost
2021-02-05
cpu: Move synchronize_from_tb() to tcg_ops
Eduardo Habkost
2021-02-05
cpu: Introduce TCGCpuOperations struct
Eduardo Habkost
2021-01-29
target/arm: Replace magic value by MMU_DATA_LOAD definition
Philippe Mathieu-Daudé
2021-01-29
target/arm: Conditionalize DBGDIDR
Richard Henderson
2021-01-29
target/arm: Implement ID_PFR2
Richard Henderson
2021-01-19
target/arm/m_helper: Silence GCC 10 maybe-uninitialized error
Philippe Mathieu-Daudé
2021-01-19
target/arm: Update REV, PUNPK for pred_desc
Richard Henderson
2021-01-19
target/arm: Update ZIP, UZP, TRN for pred_desc
Richard Henderson
2021-01-19
target/arm: Update PFIRST, PNEXT for pred_desc
Richard Henderson
2021-01-19
target/arm: Introduce PREDDESC field definitions
Richard Henderson
2021-01-19
target/arm: refactor vae1_tlbmask()
Rémi Denis-Courmont
2021-01-19
target/arm: enable Secure EL2 in max CPU
Rémi Denis-Courmont
2021-01-19
target/arm: Implement SCR_EL2.EEL2
Rémi Denis-Courmont
2021-01-19
target/arm: revector to run-time pick target EL
Rémi Denis-Courmont
2021-01-19
target/arm: set HPFAR_EL2.NS on secure stage 2 faults
Rémi Denis-Courmont
2021-01-19
target/arm: secure stage 2 translation regime
Rémi Denis-Courmont
2021-01-19
target/arm: generalize 2-stage page-walk condition
Rémi Denis-Courmont
2021-01-19
target/arm: translate NS bit in page-walks
Rémi Denis-Courmont
2021-01-19
target/arm: do S1_ptw_translate() before address space lookup
Rémi Denis-Courmont
2021-01-19
target/arm: handle VMID change in secure state
Rémi Denis-Courmont
[next]