index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
translate.c
Age
Commit message (
Expand
)
Author
2017-10-12
target/arm: Implement SG instruction corner cases
Peter Maydell
2017-10-12
target/arm: Support some Thumb insns being always unconditional
Peter Maydell
2017-10-12
target-arm: Simplify insn_crosses_page()
Peter Maydell
2017-10-12
target/arm: Pull Thumb insn word loads up to top level
Peter Maydell
2017-10-12
target-arm: Don't check for "Thumb2 or M profile" for not-Thumb1
Peter Maydell
2017-10-12
target/arm: Implement secure function return
Peter Maydell
2017-10-12
target/arm: Implement BLXNS
Peter Maydell
2017-10-12
target/arm: Add M profile secure MMU index values to get_a32_user_mem_index()
Peter Maydell
2017-10-10
tcg: remove addr argument from lookup_tb_ptr
Emilio G. Cota
2017-09-07
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20170907'...
Peter Maydell
2017-09-07
target/arm: Add Jazelle feature
Portia Stephens
2017-09-07
target/arm: Implement BXNS, and banked stack pointers
Peter Maydell
2017-09-07
target/arm: Make CONTROL register banked for v8M
Peter Maydell
2017-09-07
target/arm: Add state field, feature bit and migration for v8M secure state
Peter Maydell
2017-09-06
target/arm: Perform per-insn cross-page check only for Thumb
Richard Henderson
2017-09-06
target/arm: Split out thumb_tr_translate_insn
Richard Henderson
2017-09-06
target/arm: Move ss check to init_disas_context
Richard Henderson
2017-09-06
target/arm: [tcg] Port to generic translation framework
Lluís Vilanova
2017-09-06
target/arm: [tcg] Port to disas_log
Lluís Vilanova
2017-09-06
target/arm: [tcg] Port to tb_stop
Lluís Vilanova
2017-09-06
target/arm: [tcg] Port to translate_insn
Lluís Vilanova
2017-09-06
target/arm: [tcg,a64] Port to insn_start
Lluís Vilanova
2017-09-06
target/arm: [tcg] Port to insn_start
Lluís Vilanova
2017-09-06
target/arm: [tcg] Port to tb_start
Lluís Vilanova
2017-09-06
target/arm: [tcg] Port to init_disas_context
Lluís Vilanova
2017-09-06
target/arm: [tcg] Port to DisasContextBase
Lluís Vilanova
2017-09-06
target/arm: Delay check for magic kernel page
Richard Henderson
2017-09-06
target: [tcg] Use a generic enum for DISAS_ values
Lluís Vilanova
2017-09-06
target/arm: Use DISAS_NORETURN
Richard Henderson
2017-09-04
target/arm: Make arm_cpu_dump_state() handle the M-profile XPSR
Peter Maydell
2017-09-04
target/arm: Tighten up Thumb decode where new v8M insns will be
Peter Maydell
2017-07-19
tcg: Pass generic CPUState to gen_intermediate_code()
Lluís Vilanova
2017-07-19
target/arm: optimize aarch32 rev16
Aurelien Jarno
2017-07-17
target/arm: use DISAS_EXIT for eret handling
Alex Bennée
2017-07-17
target/arm: use gen_goto_tb for ISB handling
Alex Bennée
2017-07-17
target/arm/translate: ensure gen_goto_tb sets exit flags
Alex Bennée
2017-07-17
target/arm/translate: make DISAS_UPDATE match declared semantics
Alex Bennée
2017-06-05
target/arm: optimize indirect branches
Emilio G. Cota
2017-06-05
target/arm: optimize cross-page direct jumps in softmmu
Emilio G. Cota
2017-06-02
arm: Implement HFNMIENA support for M profile MPU
Peter Maydell
2017-06-02
arm: Use different ARMMMUIdx values for M profile
Peter Maydell
2017-06-02
arm: Add support for M profile CPUs having different MMU index semantics
Peter Maydell
2017-04-20
arm: Remove workarounds for old M-profile exception return implementation
Peter Maydell
2017-04-20
arm: Implement M profile exception return properly
Peter Maydell
2017-04-20
arm: Track M profile handler mode state in TB flags
Peter Maydell
2017-04-20
arm: Abstract out "are we singlestepping" test to utility function
Peter Maydell
2017-04-20
arm: Move condition-failed codepath generation out of if()
Peter Maydell
2017-04-20
arm: Move gen_set_condexec() and gen_set_pc_im() up in the file
Peter Maydell
2017-04-20
arm: Factor out "generate right kind of step exception"
Peter Maydell
2017-04-20
arm: Thumb shift operations should not permit interworking branches
Peter Maydell
[next]