aboutsummaryrefslogtreecommitdiff
path: root/target/arm/translate.c
AgeCommit message (Expand)Author
2017-10-12target/arm: Implement SG instruction corner casesPeter Maydell
2017-10-12target/arm: Support some Thumb insns being always unconditionalPeter Maydell
2017-10-12target-arm: Simplify insn_crosses_page()Peter Maydell
2017-10-12target/arm: Pull Thumb insn word loads up to top levelPeter Maydell
2017-10-12target-arm: Don't check for "Thumb2 or M profile" for not-Thumb1Peter Maydell
2017-10-12target/arm: Implement secure function returnPeter Maydell
2017-10-12target/arm: Implement BLXNSPeter Maydell
2017-10-12target/arm: Add M profile secure MMU index values to get_a32_user_mem_index()Peter Maydell
2017-10-10tcg: remove addr argument from lookup_tb_ptrEmilio G. Cota
2017-09-07Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20170907'...Peter Maydell
2017-09-07target/arm: Add Jazelle featurePortia Stephens
2017-09-07target/arm: Implement BXNS, and banked stack pointersPeter Maydell
2017-09-07target/arm: Make CONTROL register banked for v8MPeter Maydell
2017-09-07target/arm: Add state field, feature bit and migration for v8M secure statePeter Maydell
2017-09-06target/arm: Perform per-insn cross-page check only for ThumbRichard Henderson
2017-09-06target/arm: Split out thumb_tr_translate_insnRichard Henderson
2017-09-06target/arm: Move ss check to init_disas_contextRichard Henderson
2017-09-06target/arm: [tcg] Port to generic translation frameworkLluís Vilanova
2017-09-06target/arm: [tcg] Port to disas_logLluís Vilanova
2017-09-06target/arm: [tcg] Port to tb_stopLluís Vilanova
2017-09-06target/arm: [tcg] Port to translate_insnLluís Vilanova
2017-09-06target/arm: [tcg,a64] Port to insn_startLluís Vilanova
2017-09-06target/arm: [tcg] Port to insn_startLluís Vilanova
2017-09-06target/arm: [tcg] Port to tb_startLluís Vilanova
2017-09-06target/arm: [tcg] Port to init_disas_contextLluís Vilanova
2017-09-06target/arm: [tcg] Port to DisasContextBaseLluís Vilanova
2017-09-06target/arm: Delay check for magic kernel pageRichard Henderson
2017-09-06target: [tcg] Use a generic enum for DISAS_ valuesLluís Vilanova
2017-09-06target/arm: Use DISAS_NORETURNRichard Henderson
2017-09-04target/arm: Make arm_cpu_dump_state() handle the M-profile XPSRPeter Maydell
2017-09-04target/arm: Tighten up Thumb decode where new v8M insns will bePeter Maydell
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova
2017-07-19target/arm: optimize aarch32 rev16Aurelien Jarno
2017-07-17target/arm: use DISAS_EXIT for eret handlingAlex Bennée
2017-07-17target/arm: use gen_goto_tb for ISB handlingAlex Bennée
2017-07-17target/arm/translate: ensure gen_goto_tb sets exit flagsAlex Bennée
2017-07-17target/arm/translate: make DISAS_UPDATE match declared semanticsAlex Bennée
2017-06-05target/arm: optimize indirect branchesEmilio G. Cota
2017-06-05target/arm: optimize cross-page direct jumps in softmmuEmilio G. Cota
2017-06-02arm: Implement HFNMIENA support for M profile MPUPeter Maydell
2017-06-02arm: Use different ARMMMUIdx values for M profilePeter Maydell
2017-06-02arm: Add support for M profile CPUs having different MMU index semanticsPeter Maydell
2017-04-20arm: Remove workarounds for old M-profile exception return implementationPeter Maydell
2017-04-20arm: Implement M profile exception return properlyPeter Maydell
2017-04-20arm: Track M profile handler mode state in TB flagsPeter Maydell
2017-04-20arm: Abstract out "are we singlestepping" test to utility functionPeter Maydell
2017-04-20arm: Move condition-failed codepath generation out of if()Peter Maydell
2017-04-20arm: Move gen_set_condexec() and gen_set_pc_im() up in the filePeter Maydell
2017-04-20arm: Factor out "generate right kind of step exception"Peter Maydell
2017-04-20arm: Thumb shift operations should not permit interworking branchesPeter Maydell