aboutsummaryrefslogtreecommitdiff
path: root/target/arm/tcg/translate-a64.c
AgeCommit message (Expand)Author
2023-06-19target/arm: Consistently use finalize_memop_asimd() for ASIMD loads/storesPeter Maydell
2023-06-19target/arm: Pass memop to gen_mte_check1_mmuidx() in reg_imm9 decodePeter Maydell
2023-06-19target/arm: Return correct result for LDG when ATA=0Peter Maydell
2023-06-19target/arm: Fix return value from LDSMIN/LDSMAX 8/16 bit atomicsPeter Maydell
2023-06-06target/arm: Move mte check for store-exclusiveRichard Henderson
2023-06-06target/arm: Relax ordered/atomic alignment checks for LSE2Richard Henderson
2023-06-06target/arm: Add SCTLR.nAA to TBFLAG_A64Richard Henderson
2023-06-06target/arm: Check alignment in helper_mte_checkRichard Henderson
2023-06-06target/arm: Pass single_memop to gen_mte_checkNRichard Henderson
2023-06-06target/arm: Pass memop to gen_mte_check1*Richard Henderson
2023-06-06target/arm: Hoist finalize_memop out of do_fp_{ld, st}Richard Henderson
2023-06-06target/arm: Hoist finalize_memop out of do_gpr_{ld, st}Richard Henderson
2023-06-06target/arm: Load/store integer pair with one tcg operationRichard Henderson
2023-06-06target/arm: Sink gen_mte_check1 into load/store_exclusiveRichard Henderson
2023-06-06target/arm: Use tcg_gen_qemu_st_i128 for STZG, STZ2GRichard Henderson
2023-06-06target/arm: Use tcg_gen_qemu_{st, ld}_i128 for do_fp_{st, ld}Richard Henderson
2023-06-06target/arm: Use tcg_gen_qemu_ld_i128 for LDXPRichard Henderson
2023-06-06target/arm: Introduce finalize_memop_{atom,pair}Richard Henderson
2023-06-05target/arm: Tidy helpers for translationRichard Henderson
2023-06-05accel/tcg: Introduce translator_io_startRichard Henderson
2023-06-05target/arm: Include helper-gen.h in translator.hRichard Henderson
2023-05-18target/arm: Convert ERET, ERETAA, ERETAB to decodetreePeter Maydell
2023-05-18target/arm: Convert BRAA, BRAB, BLRAA, BLRAB to decodetreePeter Maydell
2023-05-18target/arm: Convert BRA[AB]Z, BLR[AB]Z, RETA[AB] to decodetreePeter Maydell
2023-05-18target/arm: Convert BR, BLR, RET to decodetreePeter Maydell
2023-05-18target/arm: Convert conditional branch insns to decodetreePeter Maydell
2023-05-18target/arm: Convert TBZ, TBNZ to decodetreePeter Maydell
2023-05-18target/arm: Convert CBZ, CBNZ to decodetreePeter Maydell
2023-05-18target/arm: Convert unconditional branch immediate to decodetreePeter Maydell
2023-05-18target/arm: Convert Extract instructions to decodetreePeter Maydell
2023-05-18target/arm: Convert Bitfield to decodetreeRichard Henderson
2023-05-18target/arm: Convert Move wide (immediate) to decodetreeRichard Henderson
2023-05-18target/arm: Convert Logical (immediate) to decodetreeRichard Henderson
2023-05-18target/arm: Replace bitmask64 with MAKE_64BIT_MASKRichard Henderson
2023-05-18target/arm: Convert Add/subtract (immediate with tags) to decodetreeRichard Henderson
2023-05-18target/arm: Convert Add/subtract (immediate) to decodetreeRichard Henderson
2023-05-18target/arm: Split gen_add_CC and gen_sub_CCRichard Henderson
2023-05-18target/arm: Convert PC-rel addressing to decodetreeRichard Henderson
2023-05-18target/arm: Pull calls to disas_sve() and disas_sme() out of legacy decoderPeter Maydell
2023-05-18target/arm: Create decodetree skeleton for A64Peter Maydell
2023-05-18target/arm: Split out disas_a64_legacyRichard Henderson
2023-03-13target/arm: Avoid tcg_const_ptr in handle_revRichard Henderson
2023-03-13target/arm: Avoid tcg_const_ptr in handle_vec_simd_sqshrnRichard Henderson
2023-03-13target/arm: Avoid tcg_const_ptr in disas_simd_zip_trnRichard Henderson
2023-03-13target/arm: Create gen_set_rmode, gen_restore_rmodeRichard Henderson
2023-03-13target/arm: Consistently use ARMFPRounding during translationRichard Henderson
2023-03-13target/arm: Use rmode >= 0 for need_rmodeRichard Henderson
2023-03-05target/arm: Drop tcg_temp_free from translator-a64.cRichard Henderson
2023-03-05target/arm: Drop new_tmp_a64_zeroRichard Henderson
2023-03-05target/arm: Drop new_tmp_a64Richard Henderson