aboutsummaryrefslogtreecommitdiff
path: root/target-xtensa
AgeCommit message (Expand)Author
2011-09-10target-xtensa: implement windowed registersMax Filippov
2011-09-10target-xtensa: implement RST2 group (32 bit mul/div/rem)Max Filippov
2011-09-10target-xtensa: implement exceptionsMax Filippov
2011-09-10target-xtensa: add PS register and access controlMax Filippov
2011-09-10target-xtensa: implement CACHE groupMax Filippov
2011-09-10target-xtensa: implement SYNC groupMax Filippov
2011-09-10target-xtensa: mark reserved and TBD opcodesMax Filippov
2011-09-10target-xtensa: implement LSAI groupMax Filippov
2011-09-10target-xtensa: implement shifts (ST1 and RST1 groups)Max Filippov
2011-09-10target-xtensa: implement RST3 groupMax Filippov
2011-09-10target-xtensa: add special and user registersMax Filippov
2011-09-10target-xtensa: implement JX/RET0/CALLXMax Filippov
2011-09-10target-xtensa: implement conditional jumpsMax Filippov
2011-09-10target-xtensa: implement RT0 groupMax Filippov
2011-09-10target-xtensa: implement narrow instructionsMax Filippov
2011-09-10target-xtensa: implement disas_xtensa_insnMax Filippov
2011-09-10target-xtensa: add target stubsMax Filippov
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-24 22:39:58 +0000