aboutsummaryrefslogtreecommitdiff
path: root/target-xtensa
AgeCommit message (Expand)Author
2014-05-26target-xtensa: fix cross-page jumps/calls at the end of TBMax Filippov
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber
2014-03-13cpu-exec: Change cpu_resume_from_signal() argument to CPUStateAndreas Färber
2014-03-13exec: Change cpu_watchpoint_{insert,remove{,_by_ref,_all}} argumentAndreas Färber
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Move watchpoint fields from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber
2014-03-13target-xtensa: Clean up ENV_GET_CPU() usageAndreas Färber
2014-02-24target-xtensa: provide HW confg ID registersMax Filippov
2014-02-24target-xtensa: refactor standard core configurationMax Filippov
2014-02-24target-xtensa: add basic checks to icache opcodesMax Filippov
2014-02-24target-xtensa: add basic checks to dcache opcodesMax Filippov
2014-02-24target-xtensa: add RRRI4 opcode format fieldsMax Filippov
2014-02-11exec: Make ldl_*_phys input an AddressSpaceEdgar E. Iglesias
2014-02-11exec: Make tb_invalidate_phys_addr input an ASEdgar E. Iglesias
2013-11-08target-xtensa: add missing DEBUG section to dc233c configMax Filippov
2013-10-15target-xtensa: add in_asm loggingMax Filippov
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson
2013-09-02target: Include softmmu_exec.h where forgottenRichard Henderson
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson
2013-08-22aio / timers: Switch entire codebase to the new timer APIAlex Bligh
2013-08-05Merge remote-tracking branch 'filippov/tags/20130729-xtensa' into stagingAnthony Liguori
2013-07-29target-xtensa: check register window inlineMax Filippov
2013-07-29target-xtensa: don't generate dead code to access invalid SRsMax Filippov
2013-07-29target-xtensa: avoid double-stopping at breakpointsMax Filippov
2013-07-29target-xtensa: add fallthrough markersMax Filippov
2013-07-29cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"Andreas Färber
2013-07-27cpu: Introduce CPUClass::gdb_{read,write}_register()Andreas Färber
2013-07-27gdbstub: Replace GET_REG*() macros with gdb_get_reg*() functionsAndreas Färber
2013-07-27target-xtensa: Move cpu_gdb_{read,write}_register()Andreas Färber
2013-07-26cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regsAndreas Färber
2013-07-26target-xtensa: Introduce XtensaCPU subclassesAndreas Färber
2013-07-23exec: Change cpu_memory_rw_debug() argument to CPUStateAndreas Färber
2013-07-23cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber
2013-07-23cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()Andreas Färber
2013-07-23cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()Andreas Färber
2013-07-09target-xtensa: Change gen_intermediate_code_internal() arg to XtensaCPUAndreas Färber
2013-07-09target-xtensa: gen_intermediate_code_internal() should be inlinedAndreas Färber
2013-07-09cpu: Drop unnecessary dynamic casts in *_env_get_cpu()Andreas Färber
2013-06-28cpu: Change qemu_init_vcpu() argument to CPUStateAndreas Färber
2013-06-28cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-22 15:27:16 +0000