aboutsummaryrefslogtreecommitdiff
path: root/target-sparc
AgeCommit message (Expand)Author
2008-11-01Fix TCGv size mismatchesblueswir1
2008-10-07Add static (spotted by sparse)blueswir1
2008-10-07Fix error in fexpand (spotted by sparse)blueswir1
2008-10-06Show size for unassigned accesses (Robert Reif)blueswir1
2008-10-03Rearrange tick functionsblueswir1
2008-10-03Fix missing prototype warnings by moving declarationsblueswir1
2008-10-02Fix MXCC printf warning (based on patch by Robert Reif)blueswir1
2008-09-27Add mmu tlb demap support (Igor Kovalenko)blueswir1
2008-09-26Add a generic Niagara machineblueswir1
2008-09-26Implement some UA2007 block ASIsblueswir1
2008-09-26Implement UA2005 hypervisor trapsblueswir1
2008-09-26Move also DEBUG_PCALL (see r5085)blueswir1
2008-09-22Add software and timer interrupt supportblueswir1
2008-09-22Fix arguments used in cas/casx, thanks to Igor Kovalenko for spottingblueswir1
2008-09-21Use the new concat_tl_i64 op for std and stdablueswir1
2008-09-21Use the new concat_i32_i64 op for std and stdablueswir1
2008-09-20Move signal handler prototype back to cpu.hblueswir1
2008-09-14Fix array subscript above array bounds errorblueswir1
2008-09-13Fix mulscc with high bits set in either src1 or src2blueswir1
2008-09-11Write zeros to high bits of y, based on patch by Vince Weaverblueswir1
2008-09-10Convert rest of ops using float32 to TCG, remove FT0 and FT1blueswir1
2008-09-10Partially convert float128 conversion ops to TCGblueswir1
2008-09-10Convert basic 64 bit VIS ops to TCGblueswir1
2008-09-10Convert basic 32 bit VIS ops to TCGblueswir1
2008-09-10Convert basic float32 ops to TCGblueswir1
2008-09-09Implement ldxfsr/stxfsr, fix ld(x)fsr masks, convert to TCGblueswir1
2008-09-06Fix a typo in fpsub32blueswir1
2008-09-06Convert most env fields to TCG registersblueswir1
2008-09-06Silence gcc warning about constant overflowblueswir1
2008-09-03Implement no-fault loadsblueswir1
2008-09-02Fix sign extension problems with smul and umul (Vince Weaver)blueswir1
2008-09-01Fix y register loads and storesblueswir1
2008-08-30Remove memcpy32() prototype leftover from r5109blueswir1
2008-08-29Fix FCC handling for Sparc64 target, initial patch by Vince Weaverblueswir1
2008-08-29Fix Sparc64 boot on i386 host:blueswir1
2008-08-25Fix udiv and sdiv on Sparc64 (Vince Weaver)blueswir1
2008-08-21Fix wrwim masking (Luis Pureza)blueswir1
2008-08-21Use initial CPU definition structure for some CPU fields instead of copyingblueswir1
2008-08-17Correct 32bit carry flag for add instruction (Igor Kovalenko)blueswir1
2008-08-06Fix faligndata (Vince Weaver)blueswir1
2008-08-06Fix I/D MMU tag readsblueswir1
2008-08-06Fix Sparc64 shiftsblueswir1
2008-08-06Fix offset handling for ASI loads and stores (Vince Weaver)blueswir1
2008-08-01Handle wrapped registers correctly when savingblueswir1
2008-07-29Fix cmp/subcc/addcc op bugs reported by Vince Weaverblueswir1
2008-07-25Make MAXTL dynamic, bounds check tl when indexingblueswir1
2008-07-24Sparc32: save/load all MMU registers, Sparc64: add CPU save/loadblueswir1
2008-07-22Add T1 and T2 CPUs, add a Sun4v machineblueswir1
2008-07-21Use MMU globals for some MMU trapsblueswir1
2008-07-21Fix reset vectorblueswir1
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-26 11:34:32 +0000