aboutsummaryrefslogtreecommitdiff
path: root/target-sparc/op_helper.c
AgeCommit message (Expand)Author
2008-06-20Fix boot problem on i386 host introduced in r4690blueswir1
2008-06-07Allow NWINDOWS selection (CPU feature with model specific defaults)blueswir1
2008-05-29Remove unused (for now) reg_REGWPTR (original patch by Glauber Costa)blueswir1
2008-05-27Move non-op functions from op_helper.c to helper.c and vice versa.blueswir1
2008-05-25Fix off-by-one unwinding error.pbrook
2008-05-20Remove currently unnecessary alignment maskingblueswir1
2008-05-12Wrap long linesblueswir1
2008-05-11Remove someexplicit alignment checks (initial patch by Fabrice Bellard)blueswir1
2008-05-10suppressed fixed registersbellard
2008-05-10Fix compiler warningsblueswir1
2008-05-09CPU feature selection supportblueswir1
2008-05-09Move #include to speed up compilationblueswir1
2008-05-04Complete the TCG conversionblueswir1
2008-04-22Revert the previous patchblueswir1
2008-04-22Move 128-bit float emulation under linux-userblueswir1
2008-03-21 Convert align checks to TCGblueswir1
2008-03-21 Convert save, restore, saved, restored, and flushw to TCGblueswir1
2008-03-21 Convert other float and VIS ops to TCGblueswir1
2008-03-18 Convert udiv and sdiv ops to TCGblueswir1
2008-03-18 Convert CCR and CWP ops to TCGblueswir1
2008-03-18 Convert array8/16/32 and alignaddr to TCGblueswir1
2008-03-15 Convert ldfsr and stfsr to TCGblueswir1
2008-03-05 Convert Sparc64 trap state ops to TCGblueswir1
2008-03-04 Convert float helpers to TCG, fix fabsq in the processblueswir1
2008-02-24 Modify Sparc32/64 to use TCGblueswir1
2008-02-11 Sparc32 MMU register fixes (Robert Reif)blueswir1
2008-01-01 More ASIsblueswir1
2007-12-30 Nicer debug output for exceptionsblueswir1
2007-12-28 Initial support for Sun4d machines (SS-1000, SS-2000)blueswir1
2007-12-28 Improved ASI debugging (Robert Reif)blueswir1
2007-12-10 Add ASIs (Robert Reif)blueswir1
2007-11-28 Fix compilation and warnings on PPC hostblueswir1
2007-11-25 128-bit float support for user modeblueswir1
2007-11-25 More MMU registers (Robert Reif)blueswir1
2007-11-19 Fix MXCC register 64 bit read word order (Robert Reif)blueswir1
2007-11-17Break up vl.h.pbrook
2007-11-17 Remove unnecessary register masking (Robert Reif)blueswir1
2007-11-17 Fix MXCC error register (Robert Reif)blueswir1
2007-11-17 Add MXCC module reset register (Robert Reif)blueswir1
2007-11-11removed warningbellard
2007-11-07 CPU specific boot mode (Robert Reif)blueswir1
2007-10-29Adjust s390 addresses (the MSB is defined as "to be ignored").ths
2007-10-28 Use shared ctpop64 helperblueswir1
2007-10-20 Avoid gcc warningsblueswir1
2007-10-20 Fix compiling Sparc64 on PPC hostblueswir1
2007-10-17 Use ldq and stq for 8 byte accesses (original patch by Robert Reif)blueswir1
2007-10-14 Fix bug in Sparc32 sta op (Robert Reif)blueswir1
2007-10-14 Sparc64 hypervisor modeblueswir1
2007-10-14 SuperSparc MXCC support (Robert Reif)blueswir1
2007-10-14Replace is_user variable with mmu_idx in softmmu core,j_mayer
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-19 17:54:26 +0000